Feedback Transimpedance & Current Amplifiers
|
|
- Paulina Lloyd
- 5 years ago
- Views:
Transcription
1 Feedback Transimpedance & Current Amplifiers Willy Sansen KULeuven, ESATMICAS Leuven, Belgium Willy Sansen
2 Table of contents Introduction Shuntshunt FB for Transimpedance amps. Shuntseries FB for Current amplifiers Transimpedance amplifiers for low noise and high frequencies Willy Sansen
3 Input & output impedances 1 H = Output Shunt Series Input R OUT = R OUTOL 1LG R OUT = R OUTOL (1LG) Shunt R IN = R INOL 1LG = A R i OUT = A I Series R IN = R INOL (1LG) v IN = A V i OUT v IN = A G Willy Sansen
4 Table of contents Introduction Shuntshunt FB for Transimpedance amps. Shuntseries FB for Current amplifiers Transimpedance amplifiers for low noise and high frequencies Willy Sansen
5 Shuntshunt FB configuration R IN v IN A 0 v IN A R OUT R O << R NP >> A R = = R IN 0 R OUT 0 Willy Sansen
6 Shuntshunt FB : loop gain A 0 v IN v INLG = 0 v IN R O << LG LG = LG v INLG R NP >> A vol A Willy Sansen
7 Shuntshunt FB : input resistance R IN v IN A 0 v IN A R OUT R O << R IN = v IN = R INOL 0 LG R NP >> Open Loop R INOL = R IN (A v = 0) = R NP //( R O ) Willy Sansen
8 Shuntshunt FB : output resistance = 0 v IN A 0 v IN A R OUT R O << Open Loop R OUTOL R OUT = 0 LG R NP >> R OUTOL = R OUT (A v = 0) = R O //( R NP ) R O Willy Sansen
9 Shuntshunt FB pair V DD M1 M A R = = LG = g m1 r o1 R IN = 0? LG 1/g m R OUT = 0 LG Willy Sansen
10 Shuntshunt FB pair with resistors v IN M3 M1 R 1 V DD M v IN M M3 R M1 V DD R 1 vout1 A R = = A R1 = A R = R 1 R R Ref.Cherry, Proc. IEE, Feb.63, ; Holdenried, JSSC Nov.04, Willy Sansen
11 Current detector with voltage amp. R L Q Q 3 = Q 1 R E C L = 360 Ω f T = 40 GHz r B = 0 Ω BW = 10 GHz I TOT = 10 ma Ref.Baureis, JSSC June 1993, Willy Sansen
12 Shuntshunt FB triple M1 M M3 M4 V DD LG = A v1 A v A v3 A vi = g mi r oi A R = R IN = 0 LG 1/g m4 R OUT = 0 LG Willy Sansen
13 Shuntshunt FB triple: easier biasing V DD A R = M3 LG = A v1 A v A v3 M M4 A vi = g mi r oi M1 R IN = 0 LG 1/g m4 R OUT = 0 LG Willy Sansen
14 CMOS preamplifier for optical communications Two stages possible if fully differential! 0 kω 500 Ω tracking of R1 & Rf Ref.Phang, Johns, CASII July 1999 Willy Sansen
15 Differential shuntshunt FB pair A R = LG = A v1 A v A v1 = g m1 r o1 A v = g m r o R IN = 0 LG /g m3 R OUT = 0 LG Willy Sansen
16 Current detector with voltage amplifier R IN = v IN = A 1 A C p R L A A R = LG = A 1 A = A 1 =g m R L A f 3dB = 1 π R IN C p Willy Sansen
17 Single MOST with shuntshunt FB V DD A R = (if >> 1/ g m ) LG = g m r o R R IN = F r o 0? LG r o R OUT = 0? LG Ref.Cherry, Proc. IEE, Feb.63, Willy Sansen
18 Single bipolar transistor with shuntshunt FB V DD A R = (if >> 1/ g m ) Far from ideal!! Output loading : r π r o reduces the LG!! LG = g m r o r π r o r π ( r o ) // r π R IN = 0? LG r R OUT = o // ( r π ) 0? LG Willy Sansen
19 Cascode with shuntshunt FB V DD A R = LG = g m1 r o1 g m r o r R IN = OUT 1 M 0 LG g m1 M1 r OUT = r o1 g m r o r OUT R OUT = 0 LG 1 g m1 Willy Sansen
20 MOST Shuntshunt FB triple V DD A R = M3 LG = A v1 A v A v3 M1 M A vi = g mi r oi r o3 R IN = 0 LG r o3 R OUT = 0 LG Willy Sansen
21 Bipolar Transistor Shuntshunt FB triple V DD A R = LG = A v1 A v A v3 Q1 Q Q3 A v1 = g m1 (r o1 //r π ) A v = g m (r o //r π3 ) A v3 = g m3 R OUTOL R OUTOL = r o3 //( r π1 ) R OUT = R OUTOL 0 LG Output loading : r π3 r o3 reduces the LG!! (R R IN = F r o3 ) //r π1 0 LG Willy Sansen
22 Shuntshunt FB with nonideal current source R IN = R G R IN RG A 0 RS A 0 A R = A R = if R S > A0 LG = A 0 LG = A 0 R IN = A 0 R G = A0 R IN = R G // R S Willy Sansen
23 Shuntshunt FB with voltage source R IN RG R IN R G RS A 0 R v S OUT v IN A0 A R = if R S > A0 A R = if R S > A0 LG = A 0 LG = A 0 R G = A0 R IN = R G //R S R G = A0 R IN = R G R S Willy Sansen
24 Shuntshunt feedback : Gain and ROUT R v IN R 1 LG = A A R A A R = R if R 1 > 0 A0 v IN = v IN 1 A v = A R R 1 ROUT = R OUTOL LG R A v = R1 Willy Sansen
25 Shuntshunt FB pair with with voltage source R G V DD A R = A v = R S v IN R S M1 M LG = g m1 r o1 R IN = R S R G R G = = 0 LG g m1 r o1 if R S > A0 1/g m R OUT = 0 LG Willy Sansen
26 Shuntshunt FB pair with input loading V DD A R = Q1 Input loading : r π1 Q LG = g m1 r o1 R R IN = F // r π1 0 LG R OUTOL R OUT = 0 LG 1 R OUTOL = g m r π1 r π1 r o1 β = gm1 r o1 Willy Sansen
27 Shuntshunt FB pair with voltage source R B R L V DD A R = A v = R S v IN R S Q1 Q R E LG = g m1 R L r π1 r π1 //r π1 R B = 0 LG R IN = R S R B Input loading : r π1 R OUTOL R OUT = 0 LG 1 R OUTOL = g m R L β Willy Sansen
28 Nonideal singletransistor shuntshunt FB R B R S R L V DD A R LG g m r olf R IN = R S R B A v R S v IN r π //( r ol ) R B 0 LG r olf R OUT 0?? LG Output loading : r ol r ol = r o //R L r olf = r o //R L // Input loading : r π Willy Sansen
29 Nonideal singletransistor Feedback R L V DD A R = LG =? A v = R S R S R IN =? v IN R E R OUT =? Output loading : r ol r ol = r o //R L Input loading : r π Willy Sansen
30 Shuntshunt feedback in Rightleg drive i B i B d R A A 0 vb R P v B R B A 0 R P i B 10 µa RMS for 0 V RMS (50 Hz) through 150 pf v B i B = R P R B A 0 1 Willy Sansen
31 Table of contents Introduction Shuntshunt FB for Transimpedance amps. Shuntseries FB for current amplifiers Transimpedance amplifiers for low noise and high frequencies Willy Sansen
32 Shuntseries feedback : Gain, RIN & ROUT V DD LG = A 0 R IN A 0 R i OUT R OUT R //R E i OUT R E A I = 1 R R E R IN = R * LG 0 R OUTOL = r o (1 g m R E ) R OUT =R OUTOL LG R E > 1/g m R > 1/g m R * = R R E /(1g m R E ) R Willy Sansen
33 Shuntseries feedback with load RL R IN A 0 R E > 1/g m R R L R > 1/g m R E R OUTT V DD R OUT LG = A 0 A I = 1 R R E AR =A I R L R R IN = 0 LG R OUT =R OUTT //R L R L R OUTT =R OUTTOL LG R OUTTOL = r o (1 g m R E ) Willy Sansen
34 Ideal current buffer i OUT A I = 1 R IN A 0 R OUT 0 R E LG = A 0 1/g m R IN = 0 LG R OUTOL = r o (1 g m R E ) R E > 1/g m R OUT =R OUTOL LG Willy Sansen
35 Ideal current mirror R IN M1 V ref 0. V A 0 1 : B i OUT = B A I = B R OUT M R INOL LG = g m1 r o1 A 0 R IN = = 0 LG R INOL = r o1 1 g m1 A 0 R OUT = r o Willy Sansen
36 Gain boosting V B A gb I B v out LG = A gb v in M M1 C L 1/g m R E = 0 LG R OUTOL = r o (1 g m r o1 ) A v = A gb (g m r DS ) 1 (g m r DS ) R OUT =R OUTOL LG Hosticka, JSSC Dec.79, pp ; Sackinger, JSSC Febr.90, pp. 8998; Bult JSSC Dec.90, pp Willy Sansen
37 Differential current amplifier Ref. Umminger, JSSC Dec.95, Willy Sansen
38 Linear laser diode driver i D v IN R 1 A 0 g m i OUT Opt. fiber i OUT = k = k v IN R 1 i D = i OUT k LG = g m A 0 k Willy Sansen
39 Table of contents Introduction Shuntshunt FB for Transimpedance amps. Shuntseries FB for Current amplifiers Transimpedance amplifiers for low noise and high frequencies Willy Sansen
40 Optical receiver : Current or voltage amplifier I IN I IN A v A R = I IN = A R I IN Willy Sansen
41 Current detector with voltage amplifier v IN = A 1 A 1 C 1 R P F A s 1 A C P =C D C GS R L A 1 =g m R L A=A 1 A A T = = 1 C 1 R P F A s 1 A A 1 A 1 RF C P s Noise matching : C D = C GS A R BW (THzΩ) = A 1 A π C P Willy Sansen
42 Current detector with voltage amplifier v IN R = F 1 R L C L s A 1 as bs 1 A R L C L A=A 1 A A a = C P A 1 A b = C P R L C L A 1 A C P =C D C GS A 1 =g m R L No peaking if R L < 4g m A C P C L 1 = 1 as bs Willy Sansen
43 BW in voltage/current amplifier R L M M1 M M1 R E R E R S R S >> 1/g m1 BW = A v1 π (C GS1 C D ) BW = 1 π (C GD C DB1 ) Willy Sansen
44 Current detector with input cascode BW = A v R L1 R L π //R L1 C T M1 M M3 CT = CGS Av CGD A v = g m R L R S R E C L = Z IN independent of f! R S >> 1/g m1 R OUT = 1/g m3 Av Vanisri, etal, JSSC June 95, pp Willy Sansen
45 Current detector with regulated cascode 5 V 17 ma C D = 0.5 pf = 800 Ω BW = 1 GHz g mb = 3 g m1 BW independent of C D! Current noise : R S & // R 1 Park, JSSC Jan. 04, 1110 Willy Sansen
46 Noise sources of detector voltage amplifier di R di D dv A i i R L C L di D = qi D df 4kT di R = df dv A = 4kT ( /3 ) df g m Willy Sansen
47 Noise density of detector voltage amplifier di ieq i i R L CL dv A di ieq = di D di R di D di R if > /3 g m Willy Sansen
48 Noise sources of detector current amplifier di D di A i i C L di D = q I D df di A = 4kT g m df 3 Willy Sansen
49 Noise density of detector current amplifier di ieq di A i i C L di ieq = di D 4kT g m df is transistor noise! 3 Willy Sansen
50 Comparison of noise densities Voltage amp.: i IN = di 4kT R = df Current amp.: i IN = di A = 4kT g m df 3 Voltage amplifier better when > 3 1 g m Willy Sansen
51 Comparison of integrated noise Large I D : i IN = di π D (BW ) Small I D : Voltage amp.: i IN = di π R (BW ) = kt R L R ( L ) g m C P Current amp.: i IN = di π A (BW ) = 3 kt g m C L Voltage amplifier better when > 3 4 R L Willy Sansen
52 CMOS photodiode amplifier M M1 M3 150 kω x 10 MHz = 18 THzΩ 0.5 pa/ Hz 450 MHz per cell Ref.Ingels, JSSC Dec 1994, Willy Sansen
53 CMOS wideband amplifier cell M I DS M 1 & M 3 : same V GS & V DS K n K p All L are L min M1 M3 A v = g m1 g m g m3 g m = K n I DS W/L I DS1 = λ I DS I DS3 = (1 λ) I DS V GS1 = V GS3 : W 3 = W 1 1 λ λ Willy Sansen
54 CMOS wideband amplifier : gain and bandwidth 10 8 A v λ 1 λ W ( 1 ) λw BW λ BW = g m3 π C n (1 λ) λw ~ 1 W 1 ( λ) λw W 1 = W = 4 C n = C DB1 C GS3 C DB3 C DB C DB C GS kw k ff/µm Willy Sansen
55 Integrated resistor M? Poly R : large size : large L distributed C : 45 o phase shift at 100 MHz M1 M3 f 3dB = 1 π.43 R S C 0 L R S = sheet res. (Ω / ) C 0 = unit cap. (F/cm ) MOST : W = 1.3 µm & L = 1 µm allows dynamic compression Glaser; IC Engineering Add.Wesley, p.13 Willy Sansen
56 Gain compression F Willy Sansen
57 1 Gb/s 1 kω transimpedance stage pmost vs nmost : nmost R increases for larger diode currents! pmost gives compression! C d = 0.8 pf C GS Capacitive noise matching! BW = 500 MHz 5 ma (5V) 0.7 µm CMOS Ref.Ingels, JSSC July 1999, Willy Sansen
58 Highfrequency Resistance RF R 4 R = = R 3 R 1 R 1 R = 00 kω R 3 R 4 = 4 kω 0.5 pf sees 1/g m1 Poly = 00 kω would cut off around 67 MHz! C d = 0.1 pf 180 kω 380 MHz 68 THzΩ 14 ma (5 V) 0.6 µm BiCMOS Seidl, ISSCC 04, Willy Sansen
59 BICMOS transimpedance amplifier 178 MHz 8 kω 178 MHz 1 pa/ Hz Ref.Meyer, JSSC June 1994, Willy Sansen
60 BICMOS transimpedance amplifier R A v = 1 //.. 5 kω = = /g m R i = = 40 Ω 1 A v C i = (1 A v ) C = 4 pf di 4kT i = qi B1 df df 1 = ( ) A /Hz 8 kω 178 MHz 1 pa RMS / Hz 178 MHz Ref.Meyer, JSSC June 1994, Willy Sansen
61 Lowvoltage transimpedance amplifier I B1 I B I B1 I B M1 M1 M1 M1 If > 1/g m1 : = Ref.Phang, Johns, ISSCC 001, 1819 Willy Sansen
62 75 Mb/s optical receiver in CMOS C d = 1 pf (40 µa).4 kω 45 MHz 75 Mb/s 11 pa RMS / Hz 0.35 µm CMOS 1 V (1 ma) Ref. Phang, ISSCC Willy Sansen
63 GaAs 10 Gb/s receiver HP GaAs MODIC : depletion nmost s 560 V/W flipchip PD : 3 db at 7. GHz 10 pa/ Hz wire bond : 3 db at 4. GHz 0 pa/ Hz Willy Sansen
64 Table of contents Introduction Shuntshunt FB for Transimpedance amps. Shuntseries FB for Current amplifiers Transimpedance amplifiers for low noise and high frequencies Willy Sansen
Amplifiers, Source followers & Cascodes
Amplifiers, Source followers & Cascodes Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 0-05 02 Operational amplifier Differential pair v- : B v + Current mirror
More informationSystematic Design of Operational Amplifiers
Systematic Design of Operational Amplifiers Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 10-05 061 Table of contents Design of Single-stage OTA Design of
More informationStability of Operational amplifiers
Stability o Operational ampliiers Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 0-05 05 Table o contents Use o operational ampliiers Stability o 2-stage opamp
More informationPreamplifier in 0.5µm CMOS
A 2.125 Gbaud 1.6kΩ Transimpedance Preamplifier in 0.5µm CMOS Sunderarajan S. Mohan Thomas H. Lee Center for Integrated Systems Stanford University OUTLINE Motivation Shunt-peaked Amplifier Inductor Modeling
More informationDesign of crystal oscillators
Design of crystal oscillators Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 0-05 22 Table of contents Oscillation principles Crystals Single-transistor oscillator
More informationElectronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers
6.012 Electronic Devices and Circuits Lecture 18 Single Transistor Amplifier Stages Outline Announcements Handouts Lecture Outline and Summary Notes on Single Transistor Amplifiers Exam 2 Wednesday night,
More informationECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION
ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z
More informationFinal Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.
Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at
More informationExact Analysis of a Common-Source MOSFET Amplifier
Exact Analysis of a Common-Source MOSFET Amplifier Consider the common-source MOSFET amplifier driven from signal source v s with Thévenin equivalent resistance R S and a load consisting of a parallel
More informationECE 546 Lecture 11 MOS Amplifiers
ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase
More informationAssignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.
Page 1 of 3 ELEC 312: ELECTRONICS II : ASSIGNMENT-3 Department of Electrical and Computer Engineering Winter 2012 1. A common-emitter amplifier that can be represented by the following equivalent circuit,
More information3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti
Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +
More informationLecture 37: Frequency response. Context
EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in
More informationEECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology
EECS240 Spring 2013 Lecture 2: CMOS Technology and Passive Devices Lingkai Kong EECS Today s Lecture EE240 CMOS Technology Passive devices Motivation Resistors Capacitors (Inductors) Next time: MOS transistor
More informationCMOS Cross Section. EECS240 Spring Today s Lecture. Dimensions. CMOS Process. Devices. Lecture 2: CMOS Technology and Passive Devices
EECS240 Spring 2008 CMOS Cross Section Metal p - substrate p + diffusion Lecture 2: CMOS echnology and Passive Devices Poly n - well n + diffusion Elad Alon Dept. of EECS EECS240 Lecture 2 4 oday s Lecture
More informationECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120
ECE 6412, Spring 2002 Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 Problem 1O 2O 3 4 5 6 7 8 Score INSTRUCTIONS: This exam is closed book with four sheets of notes permitted. The exam consists of
More informationCMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process
EECS240 Spring 202 CMOS Cross Section Metal p - substrate p + diffusion Lecture 2: CMOS Technology and Passive Devices Poly n - well n + diffusion Elad Alon Dept. of EECS EECS240 Lecture 2 4 Today s Lecture
More informationAdvanced Analog Integrated Circuits. Operational Transconductance Amplifier I & Step Response
Advanced Analog Integrated Circuits Operational Transconductance Amplifier I & Step Response Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard Boser
More informationHomework Assignment 08
Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance
More informationUniversity of Toronto. Final Exam
University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last
More informationUniversity of Pennsylvania Department of Electrical Engineering. ESE 570 Midterm Exam March 14, 2013 FORMULAS AND DATA
University of Pennsylvania Department of Electrical Engineering ESE 570 Midterm Exam March 4, 03 FORMULAS AND DATA. PHYSICAL CONSTANTS: n i = intrinsic concentration undoped) silicon =.45 x 0 0 cm -3 @
More informationCircuit Topologies & Analysis Techniques in HF ICs
Circuit Topologies & Analysis Techniques in HF ICs 1 Outline Analog vs. Microwave Circuit Design Impedance matching Tuned circuit topologies Techniques to maximize bandwidth Challenges in differential
More informationAdvanced Current Mirrors and Opamps
Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------
More informationECE 497 JS Lecture - 12 Device Technologies
ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More informationElectronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory
Electronic Circuits Prof. Dr. Qiuting Huang 6. Transimpedance Amplifiers, Voltage Regulators, Logarithmic Amplifiers, Anti-Logarithmic Amplifiers Transimpedance Amplifiers Sensing an input current ii in
More informationECEN 610 Mixed-Signal Interfaces
ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 014 S. Hoyos-ECEN-610 1 Sample-and-Hold Spring 014 S. Hoyos-ECEN-610 ZOH vs. Track-and-Hold V(t)
More informationECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION
ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may
More informationCommon Drain Stage (Source Follower) Claudio Talarico, Gonzaga University
Common Drain Stage (Source Follower) Claudio Talarico, Gonzaga University Common Drain Stage v gs v i - v o V DD v bs - v o R S Vv IN i v i G C gd C+C gd gb B&D v s vv OUT o + V S I B R L C L v gs - C
More information55:041 Electronic Circuits The University of Iowa Fall Final Exam
Final Exam Name: Score Max: 135 Question 1 (1 point unless otherwise noted) a. What is the maximum theoretical efficiency for a class-b amplifier? Answer: 78% b. The abbreviation/term ESR is often encountered
More information2007 Fall: Electronic Circuits 2 CHAPTER 10. Deog-Kyoon Jeong School of Electrical Engineering
007 Fall: Electronic Circuits CHAPTER 10 Digital CMOS Logic Circuits Deog-Kyoon Jeong dkjeong@snu.ac.kr k School of Electrical Engineering Seoul lnational luniversity it Introduction In this chapter, we
More informationVLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT
VLSI UNIT - III GATE LEVEL DESIGN P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents GATE LEVEL DESIGN : Logic Gates and Other complex gates, Switch logic, Alternate gate circuits, Time Delays, Driving large
More informationand V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )
ECE 4420 Spring 2005 Page 1 FINAL EXAMINATION NAME SCORE /100 Problem 1O 2 3 4 5 6 7 Sum Points INSTRUCTIONS: This exam is closed book. You are permitted four sheets of notes (three of which are your sheets
More informationFrequency Detection of CDRs (1)
Frequency Detection of CDs (1) ecall that faster PLL locking can be accomplished by use of a phase-frequency detector (PFD): V in V up V up V dn -4 π -2 π +2 π +4 π φ in φ out 2V swing V f V dn K pd =
More informationRadivoje Đurić, 2015, Analogna Integrisana Kola 1
OVA & OTA 1 OVA VA-Operational Voltage Amplifier Ideally a voltage-controlled voltage source Typically contains an output stage that can drive arbitrary loads, including small resistances Predominantly
More informationECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.
ECE37B Final Exam There are 5 problems on this exam and you have 3 hours There are pages -9 in the exam: please make sure all are there. Do not open this exam until told to do so Show all work: Credit
More informationSample-and-Holds David Johns and Ken Martin University of Toronto
Sample-and-Holds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 Sample-and-Hold Circuits Also called track-and-hold circuits Often needed in A/D converters
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationCMOS Analog Circuits
CMOS Analog Circuits L6: Common Source Amplifier-1 (.8.13) B. Mazhari Dept. of EE, IIT Kanpur 19 Problem statement : Design an amplifier which has the following characteristics: + CC O in R L - CC A 100
More information1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012
/3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS -V th " VGS vi - I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F
More informationThe current source. The Active Current Source
V ref + - The current source Minimum noise euals: Thevenin Norton = V ref DC current through resistor gives an increase of /f noise (granular structure) Accuracy of source also determined by the accuracy
More informationLecture 310 Open-Loop Comparators (3/28/10) Page 310-1
Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 LECTURE 310 OPEN-LOOP COMPARATORS LECTURE ORGANIZATION Outline Characterization of comparators Dominant pole, open-loop comparators Two-pole, open-loop
More informationDESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C
MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First
More informationLecture 04: Single Transistor Ampliers
Lecture 04: Single Transistor Ampliers Analog IC Design Dr. Ryan Robucci Department of Computer Science and Electrical Engineering, UMBC Spring 2015 Dr. Ryan Robucci Lecture IV 1 / 37 Single-Transistor
More informationChapter 9 Frequency Response. PART C: High Frequency Response
Chapter 9 Frequency Response PART C: High Frequency Response Discrete Common Source (CS) Amplifier Goal: find high cut-off frequency, f H 2 f H is dependent on internal capacitances V o Load Resistance
More informationECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution
ECE-342 Test 3: Nov 30, 2010 6:00-8:00, Closed Book Name : Solution All solutions must provide units as appropriate. Unless otherwise stated, assume T = 300 K. 1. (25 pts) Consider the amplifier shown
More informationLecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson
Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics Lena Peterson 2015-10-13 Outline (1) Why is the CMOS inverter gain not infinite? Large-signal
More informationCE/CS Amplifier Response at High Frequencies
.. CE/CS Amplifier Response at High Frequencies INEL 4202 - Manuel Toledo August 20, 2012 INEL 4202 - Manuel Toledo CE/CS High Frequency Analysis 1/ 24 Outline.1 High Frequency Models.2 Simplified Method.3
More information6.012 Electronic Devices and Circuits Spring 2005
6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):
More informationLecture 050 Followers (1/11/04) Page ECE Analog Integrated Circuits and Systems II P.E. Allen
Lecture 5 Followers (1/11/4) Page 51 LECTURE 5 FOLLOWERS (READING: GHLM 344362, AH 221226) Objective The objective of this presentation is: Show how to design stages that 1.) Provide sufficient output
More informationErrata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg
Errata 2 nd Ed. (5/22/2) Page Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg Page Errata 82 Line 4 after figure 3.2-3, CISW CJSW 88 Line between Eqs. (3.3-2)
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences E. Alon Final EECS 240 Monday, May 19, 2008 SPRING 2008 You should write your results on the exam
More informationAdvanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs
Advanced Analog Integrated Circuits Operational Transconductance Amplifier II Multi-Stage Designs Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard
More informationMicroelectronic Circuit Design 4th Edition Errata - Updated 4/4/14
Chapter Text # Inside back cover: Triode region equation should not be squared! i D = K n v GS "V TN " v & DS % ( v DS $ 2 ' Page 49, first exercise, second answer: -1.35 x 10 6 cm/s Page 58, last exercise,
More informationMICROELECTRONIC CIRCUIT DESIGN Second Edition
MICROELECTRONIC CIRCUIT DESIGN Second Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 10/23/06 Chapter 1 1.3 1.52 years, 5.06 years 1.5 2.00 years, 6.65 years 1.8 113
More informationElectronics II. Final Examination
The University of Toledo f17fs_elct27.fm 1 Electronics II Final Examination Problems Points 1. 11 2. 14 3. 15 Total 40 Was the exam fair? yes no The University of Toledo f17fs_elct27.fm 2 Problem 1 11
More informationStability and Frequency Compensation
類比電路設計 (3349) - 2004 Stability and Frequency ompensation hing-yuan Yang National hung-hsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,
More informationAt point G V = = = = = = RB B B. IN RB f
Common Emitter At point G CE RC 0. 4 12 0. 4 116. I C RC 116. R 1k C 116. ma I IC 116. ma β 100 F 116µ A I R ( 116µ A)( 20kΩ) 2. 3 R + 2. 3 + 0. 7 30. IN R f Gain in Constant Current Region I I I C F
More informationHomework Assignment 09
Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =
More informationEECS 105: FALL 06 FINAL
University of California College of Engineering Department of Electrical Engineering and Computer Sciences Jan M. Rabaey TuTh 2-3:30 Wednesday December 13, 12:30-3:30pm EECS 105: FALL 06 FINAL NAME Last
More informationECE 6412, Spring Final Exam Page 1
ECE 64, Spring 005 Final Exam Page FINAL EXAMINATION SOLUTIONS (Average score = 89/00) Problem (0 points This problem is required) A comparator consists of an amplifier cascaded with a latch as shown below.
More informationLast Name _Di Tredici_ Given Name _Venere_ ID Number
Last Name _Di Tredici_ Given Name _Venere_ ID Number 0180713 Question n. 1 Discuss noise in MEMS accelerometers, indicating the different physical sources and which design parameters you can act on (with
More information3. Design a stick diagram for the PMOS logic shown below [16] Y = (A + B).C. 4. Design a layout diagram for the CMOS logic shown below [16]
Code No: RR420203 Set No. 1 1. (a) Find g m and r ds for an n-channel transistor with V GS = 1.2V; V tn = 0.8V; W/L = 10; µncox = 92 µa/v 2 and V DS = Veff + 0.5V The out put impedance constant. λ = 95.3
More informationPractice 7: CMOS Capacitance
Practice 7: CMOS Capacitance Digital Electronic Circuits Semester A 2012 MOSFET Capacitances MOSFET Capacitance Components 3 Gate to Channel Capacitance In general, the gate capacitance is similar to a
More informationLecture 4, Noise. Noise and distortion
Lecture 4, Noise Noise and distortion What did we do last time? Operational amplifiers Circuit-level aspects Simulation aspects Some terminology Some practical concerns Limited current Limited bandwidth
More informationRIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIB-R T7. Detailed Explanations. Rank Improvement Batch ANSWERS.
8 Electrical Engineering RIB-R T7 Session 08-9 S.No. : 9078_LS RIB Rank Improvement Batch ELECTRICL ENGINEERING nalog Electronics NSWERS. (d) 7. (a) 3. (c) 9. (a) 5. (d). (d) 8. (c) 4. (c) 0. (c) 6. (b)
More informationECEN 326 Electronic Circuits
ECEN 326 Electronic Circuits Frequency Response Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering High-Frequency Model BJT & MOS B or G r x C f C or D r
More informationThe transistor is not in the cutoff region. the transistor is in the saturation region. To see this, recognize that in a long-channel transistor ifv
ECE 440 Spring 005 Page 1 Homework Assignment No. Solutions P.4 For each transistor, first determine if the transistor is in cutoff by checking to see if GS is less than or greater than. may have to be
More informationLecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier. December 1, 2005
6.02 Microelectronic Devices and Circuits Fall 2005 Lecture 23 Lecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier December, 2005 Contents:. Introduction 2. Intrinsic frequency response
More informationBipolar junction transistors
Bipolar junction transistors Find parameters of te BJT in CE configuration at BQ 40 µa and CBQ V. nput caracteristic B / µa 40 0 00 80 60 40 0 0 0, 0,5 0,3 0,35 0,4 BE / V Output caracteristics C / ma
More informationLECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH )
Lecture 30 Compensation of Op AmpsII (/26/04) Page 30 LECTURE 30 COMPENSATION OF OP AMPSII (READING: GHLM 638652, AH 260269) INTRODUCTION The objective of this presentation is to continue the ideas of
More informationDISCRETE SEMICONDUCTORS DATA SHEET. BLF245 VHF power MOS transistor
DISCRETE SEMICONDUCTORS DATA SHEET September 1992 FEATURES High power gain Low noise figure Easy power control Good thermal stability Withstands full load mismatch. DESCRIPTION Silicon N-channel enhancement
More informationOperational Amplifiers
Operational Amplifiers A Linear IC circuit Operational Amplifier (op-amp) An op-amp is a high-gain amplifier that has high input impedance and low output impedance. An ideal op-amp has infinite gain and
More informationLow Noise Amplifiers. Prepared by: Heng Zhang. ECEN 665 (ESS) : RF Communication Circuits and Systems
ECEN 665 (ESS) : RF Communication Circuits and Systems Low Noise Amplifiers Prepared by: Heng Zhang Part of the material here provided is based on Dr. Chunyu Xin s and Dr. Xiaohua Fan s dissertation 1
More informationECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 =
ECE 3050A, Spring 2004 Page Problem (20 points This problem must be attempted) The simplified schematic of a feedback amplifier is shown. Assume that all transistors are matched and g m ma/v and r ds.
More information4.5 (A4.3) - TEMPERATURE INDEPENDENT BIASING (BANDGAP)
emp. Indep. Biasing (7/14/00) Page 1 4.5 (A4.3) - EMPERAURE INDEPENDEN BIASING (BANDGAP) INRODUCION Objective he objective of this presentation is: 1.) Introduce the concept of a bandgap reference 2.)
More informationErrata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg
Errata nd Ed. (0/9/07) Page Errata of CMOS Analog Circuit Design nd Edition By Phillip E. Allen and Douglas R. Holberg Page Errata 8 Line 4 after figure 3.3, CISW CJSW 0 Line from bottom: F F 5 Replace
More informationCircle the one best answer for each question. Five points per question.
ID # NAME EE-255 EXAM 3 November 8, 2001 Instructor (circle one) Talavage Gray This exam consists of 16 multiple choice questions and one workout problem. Record all answers to the multiple choice questions
More informationEMC Considerations for DC Power Design
EMC Considerations for DC Power Design Tzong-Lin Wu, Ph.D. Department of Electrical Engineering National Sun Yat-sen University Power Bus Noise below 5MHz 1 Power Bus Noise below 5MHz (Solution) Add Bulk
More informationGuest Lectures for Dr. MacFarlane s EE3350
Guest Lectures for Dr. MacFarlane s EE3350 Michael Plante Sat., -08-008 Write name in corner.. Problem Statement Amplifier Z S Z O V S Z I Z L Transducer, Antenna, etc. Coarse Tuning (optional) Amplifier
More informationESE319 Introduction to Microelectronics. Feedback Basics
Feedback Basics Stability Feedback concept Feedback in emitter follower One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability
More informationA LDO Regulator with Weighted Current Feedback Technique for 0.47nF-10nF Capacitive Load
A LDO Regulator with Weighted Current Feedback Technique for 0.47nF-10nF Capacitive Load Presented by Tan Xiao Liang Supervisor: A/P Chan Pak Kwong School of Electrical and Electronic Engineering 1 Outline
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)
More informationECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3
ECE 523/42 - Analog Electronics University of New Mexico Solutions Homework 3 Problem 7.90 Show that when ro is taken into account, the voltage gain of the source follower becomes G v v o v sig R L r o
More informationEE 330. Lecture 35. Parasitic Capacitances in MOS Devices
EE 330 Lecture 35 Parasitic Capacitances in MOS Devices Exam 2 Wed Oct 24 Exam 3 Friday Nov 16 Review from Last Lecture Cascode Configuration Discuss V CC gm1 gm1 I B VCC V OUT g02 g01 A - β β VXX Q 2
More informationMaxim Integrated Products 1
19-4187; Rev 4; 7/1 μ μ PART AMPS PER PACKAGE PIN- PACKAGE + * TOP MARK MAX965AZK+ 1 5 SOT3 ADSI MAX965AZK/V+ 1 5 SOT3 ADSK MAX965AUA+ 1 8 μmax-ep* AABI MAX965ATA+ 1 8 TDFN-EP* BKX MAX9651AUA+ 8 μmax-ep*
More informationLecture 06: Current Mirrors
Lecture 06: Current Mirrors Analog IC Design Dr. Ryan Robucci Department of Computer Science and Electrical Engineering, UMBC Spring 2015 Dr. Ryan Robucci Lecture VI 1 / 26 Lowered Resistance Looking into
More informationLecture 140 Simple Op Amps (2/11/02) Page 140-1
Lecture 40 Simple Op Amps (2//02) Page 40 LECTURE 40 SIMPLE OP AMPS (READING: TextGHLM 425434, 453454, AH 249253) INTRODUCTION The objective of this presentation is:.) Illustrate the analysis of BJT and
More informationDISCRETE SEMICONDUCTORS DATA SHEET. BLF145 HF power MOS transistor
DISCRETE SEMICONDUCTORS DATA SHEET September 1992 FEATURES High power gain Low noise figure Good thermal stability Withstands full load mismatch. DESCRIPTION Silicon N-channel enhancement mode vertical
More informationCMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators
IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater
More informationElectronics and Communication Exercise 1
Electronics and Communication Exercise 1 1. For matrices of same dimension M, N and scalar c, which one of these properties DOES NOT ALWAYS hold? (A) (M T ) T = M (C) (M + N) T = M T + N T (B) (cm)+ =
More informationDISCRETE SEMICONDUCTORS DATA SHEET. BLF246 VHF power MOS transistor Oct 21. Product specification Supersedes data of September 1992
DISCRETE SEMICONDUCTORS DATA SHEET Supersedes data of September 1992 1996 Oct 21 FEATURES High power gain Low noise figure Easy power control Good thermal stability Withstands full load mismatch. PINNING
More informationELEN 610 Data Converters
Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power
More informationEECS 141: FALL 05 MIDTERM 1
University of California College of Engineering Department of Electrical Engineering and Computer Sciences D. Markovic TuTh 11-1:3 Thursday, October 6, 6:3-8:pm EECS 141: FALL 5 MIDTERM 1 NAME Last SOLUTION
More informationD is the voltage difference = (V + - V - ).
1 Operational amplifier is one of the most common electronic building blocks used by engineers. It has two input terminals: V + and V -, and one output terminal Y. It provides a gain A, which is usually
More informationAdvantages of Using CMOS
Advantages of Using CMOS Compact (shared diffusion regions) Very low static power dissipation High noise margin (nearly ideal inverter voltage transfer characteristic) Very well modeled and characterized
More information55:041 Electronic Circuits The University of Iowa Fall Exam 2
Exam 2 Name: Score /60 Question 1 One point unless indicated otherwise. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.35 μs. Estimate the 3 db bandwidth of the amplifier.
More informationInvestigation of the Thermal Noise of MOS Transistors under Analog and RF Operating Conditions
Investigation of the Thermal Noise of MOS Transistors under Analog and RF Operating Conditions Ralf Brederlow 1, Georg Wenig 2, and Roland Thewes 1 1 Infineon Technologies, Corporate Research, 2 Technical
More information1. The MOS Transistor. Electrical Conduction in Solids
Electrical Conduction in Solids!The band diagram describes the energy levels for electron in solids.!the lower filled band is named Valence Band.!The upper vacant band is named conduction band.!the distance
More informationL ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling
L13 04202017 ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling Scaling laws: Generalized scaling (GS) p. 610 Design steps p.613 Nanotransistor issues (page 626) Degradation
More information24.2: Self-Biased, High-Bandwidth, Low-Jitter 1-to-4096 Multiplier Clock Generator PLL
24.2: Self-Biased, High-Bandwidth, Low-Jitter 1-to-4096 Multiplier Clock Generator PLL John G. Maneatis 1, Jaeha Kim 1, Iain McClatchie 1, Jay Maxey 2, Manjusha Shankaradas 2 True Circuits, Los Altos,
More information