EE 435. Lecture 10: Current Mirror Op Amps
|
|
- Clara McBride
- 5 years ago
- Views:
Transcription
1 EE 435 ecture 0: urrent Mirror Op mps
2 Review from last lecture: Folded ascode mplifier DD DD B3 B3 B B3 B2 B2 B3 DD DD B B B4 I T QURTER IRUIT Op mp 2
3 Review from last lecture: Folded ascode Op mp DD M 5 M 6 B M 3 M 4 B2 M 9 M 0 M M 2 M7 B3 M 8 B4 I T I T2 Needs MFB ircuit for B4 Either sinle-ended or differential outputs an connect counterpart as current mirror to eliminate MFB Foldin caused modest deterioration of 0 and GB enery efficiency Modest improvement in output swin 3
4 Review from last lecture: Folded Gain-boosted ascode mplifier o o o3 m3 - I B M 3 GB 2 M I B2 with ideal current source bias modest improvement in output swin 4
5 Review from last lecture: Basic mplifier Structure omparisons ommon Source ascode Reulated ascode Folded ascode Folded Reulated ascode Small Sinal Parameter Domain O O O O O O O m O m3 o3 m3 o3 m3 O O5 o3 O O5 m3 o3 GB m GB GB GB GB 5
6 Review from last lecture: Basic mplifier Structure omparisons ommon Source ascode Reulated ascode Θ=pct power in Folded ascode Θ=fraction of current of M 5 that is in M O O Practical Parameter Domain O O 4 λ λ 4 λ λ 3 2 λ 3 4θ EB EB EB EB3 EB3 θλ λ5 λ3eb EB3 2P GB DD 2P GB DD 2P GB DD EB EB 2P - θ GB DD θ EB EB Folded Reulated ascode Θ =pct of total power in Θ 2 =fraction of current of M 5 that is in M O 4θ θ 2λ λ5 λ3eb EB3 2 2P GB DD θ2 - θ EB 6
7 Review from last lecture: Folded Gain-boosted Telescopic ascode Op mp DD o O O5 2 o3 3 m3 o7 o9 m9 B M 5 M 6 M M 4 B2 OU T B3 GB 2 I N I N M M 2 M7 M 9 2 M M 8 B4 0 I T I T2 S S S S Needs MFB ircuit for B4 Either sinle-ended or differential outputs an connect counterpart as current mirror to eliminate MFB Foldin caused modest deterioration in GB efficiency and ain Modest improvement in output swin 7
8 Review from last lecture: Operational mplifier Structure omparison Small Sinal Parameter Domain Reference Op mp O 2 O O3 GB 2 IT SR 2 Telescopic ascode o o o3 m3 2 o7 o5 m5 GB 2 IT SR 2 Reulated ascode o o o3 m3 2 o7 o9 m9 3 GB 2 IT SR 2 Folded ascode o o o5 2 o3 m3 o7 o9 m9 GB 2 IT SR 2 Folded Reulated ascode o o o5 2 o3 m3 3 o7 o9 m9 9 GB 2 IT SR 2 8
9 Other Methods of Gain Enhancement BB Recall: DD ounterpart ircuit Quarter ircuit 0 OQ GB MQ mq Two Strateies: O. Decrease denominator of 0 2. Increase numerator of 0 Previous approaches focused on decreasin denominator onsider now increasin numerator 9
10 meq Gain Enhancement Stratey : M MQ M m is increased by the mirror ain! use the quarter circuit itself to form the op amp M I B Use this as a quarter circuit 0
11 meq Gain Enhancement Stratey : M M : : M I B I B M I B M M 2 I T
12 urrent Mirror Op mps M : : M I B I B M M 2 I T ery Simple Structure! Premise: Transconductance ain increased by mirror ain M Premise: If output conductance is small, ain can be very hih Premise: GB very ood as well Still need to enerate the bias current I B M meq 2 0 GB meq meq OEQ 2
13 urrent Mirror Op mps DD DD M : : M M 5 M 3 M 4 M 6 M M 2 IN M M 2 I T B2 I T M 9 B M 7 M 8 Need MFB t0 establish B2 Basic urrent Mirror Op mp an use hiher output impedance current mirrors an use current mirror bias to eliminate MFB but loose one output 3
14 Is this a real clever solution? 4
15 Basic urrent Mirror Op mp DD M 5 M 3 M 4 M 6 M meq 2 OEQ O6 O8 B2 IN M M 2 M 9 B I T M 7 M 8 MFB not shown O GB SR M 2 M 2 O6 MI 2 T O8 5
16 urrent-mirror Op mp offers stratey for m enhancement ery Simple Structure Has applications as an OT But how ood are the properties of the MO? Is this a real clever solution? 6
17 Seminal Work on the OT From: N.E.. PROEEDINGS 7
18 Seminal Work on the OT From: 969 N.E.. PROEEDINGS December 969 8
19 Oriinal OT I B I M I 2 I I I I 2 I B I OUT I 3 I 4 Q Q 2 I B Q 3 Q 4 urrent Mirror I I I B 4 I I I 3 OUT 3 I 4 I OUT M I B I 9
20 Oriinal OT I B I M I 2 I I MI IB MI 2 I I I 2 I B I OUT I 3 I 4 Q Q 2 I B Q 3 Q 4 I OUT M I B I 20
21 Oriinal OT I MI IB MI 2 I I I 2 I B I OUT I 3 I 4 Q Q 2 I B Q 3 Q 4 I OUT M I B I 2
22 Oriinal OT I MI IB MI 2 I I I 2 I B I OUT I 3 I 4 Q Q 2 I B Q 3 Q 4 3-mirror OT I OUT M I B I 22
23 urrent Mirror Op mp W/O MFB DD M : : M M meq Often termed an OT I T I OUT m : Introduced by Wheatley and Whitliner in 969 I OUT m IN 23
24 OT ircuits OT often used open loop Excellent Hih Frequency Performance Gain can be made prorammable with dc current are or very lare adjustment ranes possible m I OUT m K K I I B B for for BJT circuits MOS circuits I B 2 to 3 decades of adjustment for MOS 5 to 6 decades of adjustment for BJT 24
25 OT pplications m R OUT R m IN m is controllable with I B oltae ontrolled mplifier Note: Technically current-controlled, control variable not shown here and on followin slides 25
26 OT pplications m OUT R m IN R oltae ontrolled Invertin mplifier 26
27 OT pplications R IN m R IN m R IN m R IN m oltae ontrolled Resistances 27
28 OT pplications m2 m2 OUT m 2 Noninvertin oltae ontrolled mplifier in OUT m 2 Invertin oltae ontrolled mplifier in Extremely lare ain adjustment is possible oltae ontrolled Resistorless mplifiers 28
29 OT pplications m m s s m m OUT in OUT in Noninvertin oltae ontrolled Interator Invertin oltae ontrolled Interator oltae ontrolled Interators 29
30 omparison with Op mp Based Interators R R sr OUT R R sr OUT OT-based interators require less components and sinificantly less for realizin the noninvertin interation function! 30
31 Properties of OT-Based ircuits an realize arbitrarily complex functions ircuits are often simpler than what can be obtained with Op mp counterparts Inherently offer excellent hih frequency performance an be controlled with a dc voltae or current Often used open-loop rather than in a feedback confiuration (circuit properties depend directly on m ) Other hih output impedance op amps can also serve as OT inearity is limited Sinal swin may be limited but can be ood too ircuit properties process and temperature dependent 3
32 urrent-mirror Op mp offers stratey for m enhancement ery Simple Structure Has applications as an OT But how ood are the properties of the MO? Is this a real clever solution? 32
33 urrent Mirror Op mp W/O MFB DD DD M 5 M 3 M 4 M 6 M : : M M M 2 I T I T M 9 B M 7 M 8 : an use hiher output impedance current mirrors to decrease OEQ OEQ O O6 O8 meq M M O6 O8 MI SR T 33
34 SR of urrent Mirror Op mp DD DD M 5 M 3 M 4 M 6 M 5 M 3 M 4 M 6 IN M M 2 M M 2 B2 I T I T M 9 B M 7 M 8 M 9 B M 7 M 8 SR MI 2 T SR MI T 34
35 Fully Differential urrent Mirror Op mp with Improved Slew Rate DD M M : : M M I T : : Need MFB circuit and requires modest circuit modification to provide MFB insertion point 35
36 Fully Differential urrent Mirror Op mp with Improved Slew Rate This circuit was published because of the claim for improved SR (Fi 6.5 MJ) DD M 5B M 3 M 4 M 6B M 5 M 6 M M 2 I T M 9 B M 7 M 8 M 8B M 9B Need MFB circuit and requires modest circuit modification to provide MFB insertion point 36
37 Fully Differential urrent Mirror Op mp with Improved Slew Rate DD M 5B M 5 M 3 M 4 M 6 M 6B SR MI T M M 2 SR MOp mp MI 2 T M 9 B I T M 7 M 8 Improved a factor of 2! but M 8B M 9B Need MFB circuit and requires modest circuit modification to provide MFB insertion point 37
38 Fully Differential urrent Mirror Op mp with Improved Slew Rate M 5B M 8B M 5 M 9 B DD M 3 M 4 M M 2 I T M 7 M 6 M 8 M 9B M 6B MIT SR MIT SR MOp mp 2 Improved a factor of 2! but I P P SR SR M Op mp MOp mp I DD T 2 DD T M M P M 2 M DD P M 2M DD SR actually about the same for improved SR circuit and basic OT 38
39 omparison of urrent-mirror Op mps with Previous Structures Does the simple mirror ain really provide an almost free ain enhancement? DD O M 2 O6 O8 M 5 M 3 M 4 M 6 IN M M 2 M W 6 W B2 I T M 9 B M 7 M 8 39
40 Reference Op mp onsider sinle-ended output performance : (s) s 2 O O3 DD B M 3 M 4 O 2 O O3 0 λ λ 3 EB M M IN 2 IN GB 2 GB P 2 DD EB B2 I T M 9 IT SR 2 SR 2 P DD 40
41 omparison of urrent-mirror Op mps with Previous Structures Does the simple mirror ain really provide an almost free ain enhancement? I IN M 4 M 6 I OUT W 6 M W 4 M 4 6 m6 m 4 O O M 2 O6 m6 m 4 O6 O8 2 O8 Gain Enhancement Potential ess pparent but still Improved by m6 / m4 ratio 4
42 omparison of urrent-mirror Op mps with Previous Structures Does the simple mirror ain really provide an almost free ain enhancement? O M 2 O6 O8 B2 DD M 5 M 3 M 4 M 6 M 9 IN M M 2 B I T M 7 M 8 onsider how the ain appears in the practical parameter domain 0 EB 2 IT 2 M 2 λ λ I IT λ λ M6 M8 D8Q EB M6 M8 EB EB λ M6 IT M 2 λ M8 M 2 2λ This is exactly the same as was obtained for the simple differential amplifier! For a iven EB, there is NO ain enhancement! 42
43 omparison of urrent-mirror Op mps with Previous Structures How does the GB power efficiency compare with previous amplifiers? DD M : : M GB P meq M 2 MIT 2 I M DD T EB M M 2 GB MIT 2 EB 2 EB P DD M M I T GB for Telescopic ascode and Ref Op mp! GB efficiency decreased for small M!! 43
44 omparison of urrent-mirror Op mps with Previous Structures How does the SR compare with previous amplifiers? DD M : : M M M 2 I T SR P SR Re f Op mp SR DD I T P 2 DD IT 2 MI 2 SR Improved by factor of M! but M M M P SR Re f Opmp 2 DD SR Really ess than for Ref Op mp!! T 44
45 omparison of urrent-mirror Op mps with Previous Structures DD How does the urrent Mirror Op mp really compare with previous amplifiers or with reference amplifier? M : : M Perceived improvements may appear to be very sinificant M M 2 ctual performance is not as ood in almost every respect! I T 45
46 urrent-mirror Op mps nother Perspective! DD M 5 M 3 M 4 M 6 IN M M 2 B2 I T M 9 B M 7 M 8 Differential Half-ircuit
47 urrent-mirror Op mps nother Perspective! M 4 M 6 M 2 M 8 Differential Half-ircuit ascade of n-channel common source amplifier with p-channel common-source amplifier!
48 urrent-mirror Op mps nother Perspective! M 2 M 4 M 6 M O O m m m O O m m m O O m O M Differential Half-ircuit ascade of n-channel common source amplifier with p-channel common-source amplifier! From urrent Mirror nalysis :
49 End of ecture 0 49
EE 435 Lecture 13. Cascaded Amplifiers. -- Two-Stage Op Amp Design
EE 435 Lecture 13 ascaded Amplifiers -- Two-Stae Op Amp Desin Review from Last Time Routh-Hurwitz Stability riteria: A third-order polynomial s 3 +a 2 s 2 +a 1 s+a 0 has all poles in the LHP iff all coefficients
More informationEE 435. Lecture 18. Two-Stage Op Amp with LHP Zero Loop Gain - Breaking the Loop
EE 435 Lecture 8 Two-Stae Op Amp with LHP Zero Loop Gain - Breakin the Loop Review from last lecture Nyquist and Gain-Phase Plots Nyquist and Gain-Phase Plots convey identical information but ain-phase
More informationEE 435 Lecture 13. Two-Stage Op Amp Design
EE 435 Lecture 13 Two-Stae Op Amp Desin Review ascades of three or more amplifier staes are seldom used to build a feedback amplifier because of challenes associated with compensatin the amplifier for
More informationEE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps
EE 435 ecture 2: Basic Op mp Design - Single Stage ow Gain Op mps 1 Review from last lecture: How does an amplifier differ from an operational amplifier?? Op mp mplifier mplifier used in open-loop applications
More informationEE 330 Lecture 33. Basic amplifier architectures Common Emitter/Source Common Collector/Drain Common Base/Gate. Basic Amplifiers
33 Lecture 33 asic aplifier architectures oon itter/source oon ollector/drain oon ase/gate asic plifiers nalysis, Operation, and Desin xa 3 Friday pril 3 eview Previous Lecture Two-Port quivalents of Interconnected
More informationEE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design
EE 435 Lecture 3 Spring 2016 Design Space Exploration --with applications to single-stage amplifier design 1 Review from last lecture: Single-ended Op Amp Inverting Amplifier V IN R 1 V 1 R 2 A V V OUT
More informationEE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design
EE 435 ecture 3 Spring 2019 Design Space Exploration --with applications to single-stage amplifier design 1 Review from last lecture: Single-ended Op Amp Inverting Amplifier V IN R 1 V 1 R 2 A V V OUT
More informationEE 330 Lecture 31. Current Source Biasing Current Sources and Mirrors
EE 330 Lecture 31 urrent Source Biasing urrent Sources and Mirrors eview from Last Lecture Basic mplifier Gain Table DD DD DD DD in B E out in B E out E B BB in E out in B E E out in 2 D Q EE SS E/S /D
More informationEE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps
EE 435 ecture 2: Basic Op Amp Design - Single Stage ow Gain Op Amps 1 Review from last lecture: How does an amplifier differ from an operational amplifier?? Op Amp Amplifier Amplifier used in open-loop
More informationLecture 25 ANNOUNCEMENTS. Reminder: Prof. Liu s office hour is cancelled on Tuesday 12/4 OUTLINE. General considerations Benefits of negative feedback
Lecture 25 ANNOUNCEMENTS eminder: Prof. Liu s office hour is cancelled on Tuesday 2/4 Feedback OUTLINE General considerations Benefits of neative feedback Sense andreturn techniques Voltae voltae feedback
More informationV DD. M 1 M 2 V i2. V o2 R 1 R 2 C C
UNVERSTY OF CALFORNA Collee of Enineerin Department of Electrical Enineerin and Computer Sciences E. Alon Homework #3 Solutions EECS 40 P. Nuzzo Use the EECS40 90nm CMOS process in all home works and projects
More informationLECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH )
Lecture 30 Compensation of Op AmpsII (/26/04) Page 30 LECTURE 30 COMPENSATION OF OP AMPSII (READING: GHLM 638652, AH 260269) INTRODUCTION The objective of this presentation is to continue the ideas of
More informationAnalysis and Design of Analog Integrated Circuits Lecture 7. Differential Amplifiers
Analysis and Desin of Analo Interated Circuits ecture 7 Differential Amplifiers Michael H. Perrott February 1, 01 Copyriht 01 by Michael H. Perrott All rihts reserved. Review Proposed Thevenin CMOS Transistor
More informationDifferential Amplifiers (Ch. 10)
Differential Amplifiers (h. 0) 김영석 충북대학교전자정보대학 0.9. Email: kimys@cbu.ac.kr 0- ontents 0. General onsiderations 0. Bipolar Differential Pair 0.3 MOS Differential Pair 0.4 ascode Differential Amplifiers
More informationPolytech Montpellier MEA M2 EEA Systèmes Microélectroniques. Analog IC Design
ours I - 03/04 - Séane 6 8/03/04 Polyteh Montpellier ME M EE Systèmes Miroéletroniques nalo I Desin hapter VII OP stability and ompensation Pasal Nouet / 03-04 nouet@lirmm.r http://www.lirmm.r/~nouet/homepae/leture_ressoures.html
More informationIntroduction: the common and the differential mode components of two voltages. differential mode component: v d = v 1 - v 2 common mode component:
EECTONCS-1 CHPTE 3 DFFEENT MPFES ntroduction: the common and the differential mode components of two voltaes v d v c differential mode component: v d = v 1 - v common mode component: v1 v v c = v 1 v vd
More informationQuick Review. ESE319 Introduction to Microelectronics. and Q1 = Q2, what is the value of V O-dm. If R C1 = R C2. s.t. R C1. Let Q1 = Q2 and R C1
Quick Review If R C1 = R C2 and Q1 = Q2, what is the value of V O-dm? Let Q1 = Q2 and R C1 R C2 s.t. R C1 > R C2, express R C1 & R C2 in terms R C and ΔR C. If V O-dm is the differential output offset
More informationEE 508 Lecture 29. Integrator Design. Metrics for comparing integrators Current-Mode Integrators
EE 508 Lecture 29 Integrator Design Metrics for comparing integrators urrent-mode Integrators eview from last time nti-aliasing filter often required to limit frequency content at input to S filters ontinuous-time
More informationStart with the transfer function for a second-order high-pass. s 2. ω o. Q P s + ω2 o. = G o V i
aaac3xicbzfna9taeizxatkk7kec9tilqck4jbg5fjpca4ew0kmpdsrxwhlvxokl7titrirg69lr67s/robll64wmkna5jenndmvjstzyib9pfjntva/vzu6dzsnhj5/sdfefxhmvawzjpotsxeiliemxiucjpogkkybit3x5atow5w8xfugs5qmksecubqo7krlsfhkzsagxr4jne8wehaaxjqy4qq2svvl5el5qai2v9hy5tnxwb0om8igbiqfhhqhkoulcfs2zczhp26lwm7ph/hehffsbu90syo3hcmwvyxpawjtfbjpkm/wlbnximooweuygmsivnygqlpcmywvfppvrewjl3yqxti9gr6e2kgqbgrnlizqyuf2btqd/vgmo8cms4dllesrrdopz4ahyqjf7c66bovhzqznm9l89tqb2smixsxzk3tsdtnat4iaxnkk5bfcbn6iphqywpvxwtypgvnhtsvux234v77/ncudz9leyj84wplgvm7hrmk4ofi7ynw8edpwl7zt62o9klz8kl0idd8pqckq9krmaekz/kt7plbluf3a/un/d7ko6bc0zshbujz6huqq
More informationEE 435. Lecture 14. Compensation of Cascaded Amplifier Structures
EE 435 Lecture 4 ompensation of ascaded Amplifier Structures . Review from last lecture. Basic Two-Stae Op Amp By inspection A o m o + p o o4 + 05 o5 m5 + o6 o5 m5 + o6 p GB m5 L m . Review from last lecture.
More informationEE 435. Lecture 16. Compensation of Feedback Amplifiers
EE 435 Lecture 16 ompensation of Feedback Amplifiers . Review from last lecture. Basic Two-Stae Miller ompensated Op Amp DD M 3 M 4 M 5 OUT IN M 1 M IN L I T B M 7 B3 M 6 By inspection SS A o m1 o p 1
More informationEE 434 Lecture 16. Small signal model Small signal applications in amplifier analysis and design
EE 434 Lecture 16 Sall sinal odel Sall sinal applications in aplifier analysis and desin Quiz 13 The of an n-channel OS transistor that has a quiescent current of 5A was easured to be 10A/. If the lenth
More informationECEN474/704: (Analog) VLSI Circuit Design Spring 2018
EEN474/704: (nal) VSI ircuit Desin Sprin 0 ecture 3: Flded ascde & Tw Stae Miller OT Sa Paler nal & Mixed-Sinal enter Texas &M University nnunceents Exa dates reinder Exa is n pr. 0 Exa 3 is n May 3 (3PM-5PM)
More informationHomework 6 Solutions and Rubric
Homework 6 Solutions and Rubric EE 140/40A 1. K-W Tube Amplifier b) Load Resistor e) Common-cathode a) Input Diff Pair f) Cathode-Follower h) Positive Feedback c) Tail Resistor g) Cc d) Av,cm = 1/ Figure
More informationAnalog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras
Analog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras Lecture No - 42 Fully Differential Single Stage Opamp Hello and welcome
More informationLecture 7: Transistors and Amplifiers
Lecture 7: Transistors and Amplifiers Hybrid Transistor Model for small AC : The previous model for a transistor used one parameter (β, the current gain) to describe the transistor. doesn't explain many
More informationEE 435. Lecture 16. Compensation Systematic Two-Stage Op Amp Design
EE 435 Lecture 6 Compensation Systematic Two-Stage Op Amp Design Review from last lecture Review of Basic Concepts Pole Locations and Stability Theorem: A system is stable iff all closed-loop poles lie
More informationECEN474: (Analog) VLSI Circuit Design Fall 2012
EEN474: (Aalo) VS ircuit Desi Fall 0 ecture 3: Three urret Mirror OTA Sa Palero Aalo & Mixed-Sial eter Texas A&M Uiersity Aouceets & Aeda H4 due edesday 0/3 Exa Friday / Siple OTA Reiew Three urret Mirror
More informationLecture 140 Simple Op Amps (2/11/02) Page 140-1
Lecture 40 Simple Op Amps (2//02) Page 40 LECTURE 40 SIMPLE OP AMPS (READING: TextGHLM 425434, 453454, AH 249253) INTRODUCTION The objective of this presentation is:.) Illustrate the analysis of BJT and
More informationAdvanced Current Mirrors and Opamps
Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------
More informationPolytech Montpellier MEA4 M2 EEA Systèmes Microélectroniques. Analog IC Design
Analo C Desin - Academic year 05/06 - Session 3 04/0/5 Polytech Montellier MEA4 M EEA Systèmes Microélectroniques Analo C Desin From transistor in to current sources Pascal Nouet 05/06 - nouet@lirmm.fr
More informationOperational Amplifier (Op-Amp) Operational Amplifiers. OP-Amp: Components. Internal Design of LM741
(Op-Amp) s Prof. Dr. M. Zahurul Haq zahurul@me.buet.ac.bd http://teacher.buet.ac.bd/zahurul/ Department of Mechanical Engineering Bangladesh University of Engineering & Technology ME 475: Mechatronics
More informationI. Frequency Response of Voltage Amplifiers
I. Frequency Response of Voltage Amplifiers A. Common-Emitter Amplifier: V i SUP i OUT R S V BIAS R L v OUT V Operating Point analysis: 0, R s 0, r o --->, r oc --->, R L ---> Find V BIAS such that I C
More informationEE 435. Lecture 15. Compensation of Cascaded Amplifier Structures
EE 435 Lecture 15 ompensation of ascaded Amplifier Structures . Review from last lecture. Basic Two-Stae Op Amp V DD M 3 M 4 M 5 V OUT V IN M 1 M V IN L I T V B M 7 V B3 M 6 By inspection A o m1 o p 1
More informationOp Amp Packaging. Op Amps. JFET Application Current Source
JET pplication Current Source Op mps, 5 Imperfections Op amp applications Household application: battery charger (car, laptop, mp players) Differential amplifier current source amp waeform generator High
More informationESE319 Introduction to Microelectronics. BJT Biasing Cont.
BJT Biasing Cont. Biasing for DC Operating Point Stability BJT Bias Using Emitter Negative Feedback Single Supply BJT Bias Scheme Constant Current BJT Bias Scheme Rule of Thumb BJT Bias Design 1 Simple
More informationVI. Transistor amplifiers: Biasing and Small Signal Model
VI. Transistor amplifiers: iasing and Small Signal Model 6.1 Introduction Transistor amplifiers utilizing JT or FET are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly.
More informationLecture 36: MOSFET Common Drain (Source Follower) Amplifier.
Whites, EE 320 Lecture 36 Pae 1 of 10 Lecture 36: MOSFET Coon Drain (Source Follower) Aplifier. The third, and last, discrete-for MOSFET aplifier we ll consider in this course is the coon drain aplifier.
More informationEE 330 Lecture 31. Basic Amplifier Analysis High-Gain Amplifiers Current Source Biasing (just introduction)
330 Lecture 31 asic Amplifier Analysis High-Gain Amplifiers urrent Source iasing (just introduction) eview from Last Time ommon mitter onfiguration ommon mitter onsider the following application (this
More informationA Novel Complete High Precision Standard Linear Element-Based Equivalent Circuit Model of CMOS Gyrator-C Active Transformer
WSEAS TANSATIONS on IUITS and SYSTES A Novel omplete Hih Precision Standard Linear Element-Based Equivalent ircuit odel of OS Gyrator- Active Transformer AWID BANHUIN Department of omputer Enineerin Siam
More informationLecture 150 Simple BJT Op Amps (1/28/04) Page 150-1
Lecture 50 Simple BJT Op Amps (/28/04) Page 50 LECTURE 50 SIMPLE BJT OP AMPS (READING: TextGHLM 425434, 453454, AH 249253) INTRODUCTION The objective of this presentation is:.) Illustrate the analysis
More informationLecture 21. REMINDERS Review session: Fri.11/9,3 5PMin306Soda in 306 (HP Auditorium) Midterm #2 (Thursday 11/15, 3:30 5PM in Sibley Auditorium)
Lecture EMINES eiew session: Fri./9,3 5PM306Soda 306 (HP Auditoriu) Midter # (Thursday /5, 3:30 5PM Sibley Auditoriu) OUTLINE Frequency esponse eiew of basic concepts hih frequency MOSFET odel S stae G
More informationAnalog and Mixed-Signal Design for SOC
nalo and Mixed-Sinal Desin for SO schuan@ttu.edu.tw Det. of Electrical Enineerin Outline nalo and Mixed-Sinal Desin in the SO Era urrent Mirrors and Biasin ircuits Sinle-Stae mlifiers Oerational mlifiers
More informationEE 330 Lecture 25. Amplifier Biasing (precursor) Two-Port Amplifier Model
EE 330 Lecture 25 Amplifier Biasing (precursor) Two-Port Amplifier Model Review from Last Lecture Exam Schedule Exam 2 Friday March 24 Review from Last Lecture Graphical Analysis and Interpretation 2 OX
More informationEE 505. Lecture 27. ADC Design Pipeline
EE 505 Lecture 7 AD Design Pipeline Review Sampling Noise V n5 R S5 dv REF V n4 R S4 V ns V ns β= + If the ON impedance of the switches is small and it is assumed that = =, it can be shown that Vˆ IN-RMS
More informationElectronics Prof. D C Dube Department of Physics Indian Institute of Technology Delhi
Electronics Prof. D C Dube Department of Physics Indian Institute of Technology Delhi Module No. 07 Differential and Operational Amplifiers Lecture No. 39 Summing, Scaling and Averaging Amplifiers (Refer
More informationRadivoje Đurić, 2015, Analogna Integrisana Kola 1
OVA & OTA 1 OVA VA-Operational Voltage Amplifier Ideally a voltage-controlled voltage source Typically contains an output stage that can drive arbitrary loads, including small resistances Predominantly
More informationLecture 120 Compensation of Op Amps-I (1/30/02) Page ECE Analog Integrated Circuit Design - II P.E. Allen
Lecture 20 Compensation of Op AmpsI (/30/02) Page 20 LECTURE 20 COMPENSATION OF OP AMPS I (READING: GHLM 425434 and 624638, AH 249260) INTRODUCTION The objective of this presentation is to present the
More informationLecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation
Lecture 5 Review Current Source Active Load Modified Large / Small Signal Models Channel Length Modulation Text sec 1.2 pp. 28-32; sec 3.2 pp. 128-129 Current source Ideal goal Small signal model: Open
More informationEE 230 Lecture 20. Nonlinear Op Amp Applications. The Comparator Nonlinear Analysis Methods
EE 230 Lecture 20 Nonlinear Op Amp Applications The Comparator Nonlinear Analysis Methods Quiz 14 What is the major purpose of compensation when designing an operatinal amplifier? And the number is? 1
More informationExample: High-frequency response of a follower
Example: Hih-requency response o a ollower o When body eects are cluded, db actually appears between dra and round. ce both termals o db are rounded, it does not aect the circuit. o d is also between the
More informationDesign of CMOS Analog Integrated Circuits. Basic Building Block
Desin of CMOS Analo Inteated Cicuits Fanco Malobeti Basic Buildin Block F. Malobeti : Desin of CMOS Analo Inteated Cicuits - Basic Buildin Block INERTER WITH ACTIE LOAD The simplest fom of ain stae, the
More informationOperational Amplifiers
Operational Amplifiers A Linear IC circuit Operational Amplifier (op-amp) An op-amp is a high-gain amplifier that has high input impedance and low output impedance. An ideal op-amp has infinite gain and
More informationEE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits
EE 330 Lecture 22 Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits Exam 2 Friday March 9 Exam 3 Friday April 13 Review Session for Exam 2: 6:00
More informationBandwidth of op amps. R 1 R 2 1 k! 250 k!
Bandwidth of op amps An experiment - connect a simple non-inverting op amp and measure the frequency response. From the ideal op amp model, we expect the amp to work at any frequency. Is that what happens?
More informationDESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C
MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First
More informationESE319 Introduction to Microelectronics. Output Stages
Output Stages Power amplifier classification Class A amplifier circuits Class A Power conversion efficiency Class B amplifier circuits Class B Power conversion efficiency Class AB amplifier circuits Class
More informationECE Analog Integrated Circuit Design - II P.E. Allen
Lecture 290 Feedback Analysis using Return Ratio (3/20/02) Page 2901 LECTURE 290 FEEDBACK CIRCUIT ANALYSIS USING RETURN RATIO (READING: GHLM 599613) Objective The objective of this presentation is: 1.)
More informationHomework Assignment 08
Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance
More informationLab 4: Frequency Response of CG and CD Amplifiers.
ESE 34 Electronics aboratory B Departent of Electrical and Coputer Enineerin Fall 2 ab 4: Frequency esponse of CG and CD Aplifiers.. OBJECTIVES Understand the role of input and output ipedance in deterinin
More informationCARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130
ALETON UNIVESITY FINAL EXAMINATION December 005 DUATION 3 HOUS No. of Students 130 Department Name & ourse Number: Electronics ELE 3509 ourse Instructor(s): Prof. John W. M. ogers and alvin Plett AUTHOIZED
More informationStudio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.
Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.2 pp. 232-242 Two-stage op-amp Analysis Strategy Recognize
More informationChapter 3. FET Amplifiers. Spring th Semester Mechatronics SZABIST, Karachi. Course Support
Chapter 3 Spring 2012 4 th Semester Mechatronics SZABIST, Karachi 2 Course Support humera.rafique@szabist.edu.pk Office: 100 Campus (404) Official: ZABdesk https://sites.google.com/site/zabistmechatronics/home/spring-2012/ecd
More informationEE 508 Lecture 4. Filter Concepts/Terminology Basic Properties of Electrical Circuits
EE 58 Lecture 4 Filter Concepts/Terminology Basic Properties of Electrical Circuits Review from Last Time Filter Design Process Establish Specifications - possibly T D (s) or H D (z) - magnitude and phase
More informationUnit 8: Part 2: PD, PID, and Feedback Compensation
Ideal Derivative Compensation (PD) Lead Compensation PID Controller Design Feedback Compensation Physical Realization of Compensation Unit 8: Part 2: PD, PID, and Feedback Compensation Engineering 5821:
More informationEE 505. Lecture 11. Offset Voltages DAC Design
EE 505 Lecture 11 Offset Voltages DC Design Offset Voltages ll DCs have comparators and many DCs and DCs have operational amplifiers The offset voltages of both amplifiers and comparators are random variables
More informationEE 508 Lecture 22. Sensitivity Functions - Comparison of Circuits - Predistortion and Calibration
EE 58 Lecture Sensitivity Functions - Comparison of Circuits - Predistortion and Calibration Review from last time Sensitivity Comparisons Consider 5 second-order lowpass filters (all can realize same
More informationLecture 18. Common Source Stage
ecture 8 OUTINE Basic MOSFET amplifier MOSFET biasing MOSFET current sources Common source amplifier eading: Chap. 7. 7.7. EE05 Spring 008 ecture 8, Slide Prof. Wu, UC Berkeley Common Source Stage λ =
More informationA JFET-based Circuit for Realizing a Precision and Linear Floating Voltage-controlled Resistance
A JFET-based ircuit for Realizing a recision and Linear Floating Voltage-controlled Resistance Rani Holani 1, rem andey, Nitya Tiwari 1 Dept of Biosciences & Bioengineering, Indian Institute of Technology
More informationEE 508 Lecture 31. Switched Current Filters
EE 508 Lecture 31 Switched Current Filters Review from last time Current-Mode Filters I IN I 0 I 0 s+αi0 s I OUT T s 2 IOUT I 0 I 2 2 IN s + I0s+I 0 Basic Concepts of Benefits of Current-Mode Filters:
More informationEE 508 Lecture 24. Sensitivity Functions - Predistortion and Calibration
EE 508 Lecture 24 Sensitivity Functions - Predistortion and Calibration Review from last time Sensitivity Comparisons Consider 5 second-order lowpass filters (all can realize same T(s) within a gain factor)
More informationChapter7. FET Biasing
Chapter7. J configurations Fixed biasing Self biasing & Common Gate Voltage divider MOS configurations Depletion-type Enhancement-type JFET: Fixed Biasing Example 7.1: As shown in the figure, it is the
More informationPI3CH400 4-Bit Bus Switch, Enable Low 1.8V/2.5V/3.3V, High-Bandwidth, Hot Plug
1.8V/2.5V/3.3V, Hih-Bandwidth, Hot Plu Features Near-Zero propaation delay 5-ohm switches connect inputs to outputs Hih sinal passin bandwidth (500 MHz) Beyond Rail-to-Rail switchin - 0 to 5V switchin
More informationOperational amplifiers (Op amps)
Operational amplifiers (Op amps) v R o R i v i Av i v View it as an ideal amp. Take the properties to the extreme: R i, R o 0, A.?!?!?!?! v v i Av i v A Consequences: No voltage dividers at input or output.
More informationLECTURE 44 Averaged Switch Models II and Canonical Circuit Models
ETUE 44 Averaged Switch Models II and anonical ircuit Models A Additional Averaged ossless Switch Models 1 Single Transformer ircuits a buck b boost 2 Double ascade Transformer Models: a Buck Boost b Flyback
More information1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012
/3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS -V th " VGS vi - I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationEE 330 Lecture 16. Devices in Semiconductor Processes. MOS Transistors
EE 330 Lecture 16 Devices in Semiconductor Processes MOS Transistors Review from Last Time Model Summary I D I V DS V S I B V BS = 0 0 VS VT W VDS ID = μcox VS VT VDS VS V VDS VS VT L T < W μc ( V V )
More informationI D based Two-Stage Amplifier Design
m D based Two-Stae Amplifier Desin honli ai 9/0/04 Motivation d/(w/l) VS VG is sensitive to Vbs Motivation m/d vs VG is also sensitive to Vbs Motivation But m/d vs D/(W/L) has fixed shape With a ertain
More informationEE 321 Analog Electronics, Fall 2013 Homework #3 solution
EE 32 Analog Electronics, Fall 203 Homework #3 solution 2.47. (a) Use superposition to show that the output of the circuit in Fig. P2.47 is given by + [ Rf v N + R f v N2 +... + R ] f v Nn R N R N2 R [
More information6.2 INTRODUCTION TO OP AMPS
Introduction to Op Amps (7/17/00) Page 1 6.2 INTRODUCTION TO OP AMPS INTRODUCTION Objective The objective of this presentation is: 1.) Characterize the operational amplifier 2.) Illustrate the analysis
More informationRIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIB-R T7. Detailed Explanations. Rank Improvement Batch ANSWERS.
8 Electrical Engineering RIB-R T7 Session 08-9 S.No. : 9078_LS RIB Rank Improvement Batch ELECTRICL ENGINEERING nalog Electronics NSWERS. (d) 7. (a) 3. (c) 9. (a) 5. (d). (d) 8. (c) 4. (c) 0. (c) 6. (b)
More informationECEG 351 Electronics II Spring 2017
G 351 lectronics Sprin 2017 Review Topics for xa #1 Please review the xa Policies section of the xas pae at the course web site. Please especially note the followin: 1. You will be allowed to use a non-wireless
More informationEE 330 Lecture 33. Cascaded Amplifiers High-Gain Amplifiers Current Source Biasing
EE 330 Lecture 33 Cascaded Amplifiers High-Gain Amplifiers Current Source Biasing Review from Last Time Can use these equations only when small signal circuit is EXACTLY like that shown!! Review from Last
More informationProperties of CMOS Gates Snapshot
MOS logic 1 Properties of MOS Gates Snapshot High noise margins: V OH and V OL are at V DD and GND, respectively. No static power consumption: There never exists a direct path between V DD and V SS (GND)
More informationBipolar Junction Transistor (BJT) - Introduction
Bipolar Junction Transistor (BJT) - Introduction It was found in 1948 at the Bell Telephone Laboratories. It is a three terminal device and has three semiconductor regions. It can be used in signal amplification
More informationESE319 Introduction to Microelectronics. Feedback Basics
Feedback Basics Stability Feedback concept Feedback in emitter follower One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability
More informationPHYS225 Lecture 9. Electronic Circuits
PHYS225 Lecture 9 Electronic Circuits Last lecture Field Effect Transistors Voltage controlled resistor Various FET circuits Switch Source follower Current source Similar to BJT Draws no input current
More informationLecture 4, Noise. Noise and distortion
Lecture 4, Noise Noise and distortion What did we do last time? Operational amplifiers Circuit-level aspects Simulation aspects Some terminology Some practical concerns Limited current Limited bandwidth
More informationFeedback Control G 1+FG A
Introduction to Operational Amplifiers Circuit Functionality So far, only passive circuits (C, L and LC) have been analyzed in terms of the time-domain operator T and the frequency-domain operator A(ω),
More informationLecture 10 OUTLINE. Reading: Chapter EE105 Spring 2008 Lecture 10, Slide 1 Prof. Wu, UC Berkeley
Lecture 0 OUTLIN BJT Aplifiers (3) itter follower (Coon-collector aplifier) Analysis of eitter follower core Ipact of source resistance Ipact of arly effect itter follower with biasin eadin: Chapter 5.3.3-5.4
More informationMathematical Analysis of Efficiencies in Hydraulic Pumps for Automatic Transmissions
TECHNICAL PAPER Mathematical Analysis of Efficiencies in Hydraulic Pumps for Automatic Transmissions N. YOSHIDA Y. INAGUMA This paper deals with a mathematical analysis of pump effi ciencies in an internal
More informationLecture 4: Feedback and Op-Amps
Lecture 4: Feedback and Op-Amps Last time, we discussed using transistors in small-signal amplifiers If we want a large signal, we d need to chain several of these small amplifiers together There s a problem,
More informationEE 435. Lecture 22. Offset Voltages Common Mode Feedback
EE 435 Lecture Offset Voltages Common Mode Feedback Review from last lecture Offset Voltage Two types of offset voltage: Systematic Offset Voltage Random Offset Voltage V ICQ Definition: The output offset
More informationChapter 10 Feedback. PART C: Stability and Compensation
1 Chapter 10 Feedback PART C: Stability and Compensation Example: Non-inverting Amplifier We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits
More informationHomework Assignment 09
Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =
More informationBJT Biasing Cont. & Small Signal Model
BJT Biasing Cont. & Small Signal Model Conservative Bias Design (1/3, 1/3, 1/3 Rule) Bias Design Example Small-Signal BJT Models Small-Signal Analysis 1 Emitter Feedback Bias Design R B R C V CC R 1 R
More informationThe Common-Emitter Amplifier
c Copyright 2009. W. Marshall Leach, Jr., Professor, Georgia Institute of Technology, School of Electrical and Computer Engineering. The Common-Emitter Amplifier Basic Circuit Fig. shows the circuit diagram
More informationLecture 23: Negative Resistance Osc, Differential Osc, and VCOs
EECS 142 Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California,
More informationCh 14: Feedback Control systems
Ch 4: Feedback Control systems Part IV A is concerned with sinle loop control The followin topics are covered in chapter 4: The concept of feedback control Block diaram development Classical feedback controllers
More information