Wet Clean Challenges for Various Applications
|
|
- Alberta Peters
- 5 years ago
- Views:
Transcription
1 Wet Clean Challenges for Various Applications Business of Cleans Conference 2018 Stephen Olson, Martin Rodgers, Satyavolu Papa Rao, Chris Borst
2 Outline SUNY Poly Introduction Background Key focus areas and wet process challenges SiC power devices Si Photonics Qubit fabrication EUV post-etch clean timesunion.com, July 10, 2015
3 SUNY Polytechnic Institute - Diverse Departments and Faculty ~3000 graduate and undergrad students SUNY Poly prepares today s students at two NYS locations; providing a comprehensive academic and research experience Business Management Communications and Humanities Computer and Information Sciences Engineering, Science & Mathematics Engineering Technology Social and Behavioral Sciences Nanobioscience Nanoeconomics Nanoengineering Nanoscience Utica Campus Albany Campus Utica Campus Albany Campus
4 SUNY Poly is not a traditional university: Public and private investments in excess of $15B with >$150 M in annual sponsored R&D Over 3,500 jobs on site (2,700 from industrial partners) > 1,670,000 sq.ft. of cutting-edge facilities, 120,000 sq.ft. of industry compliant 300mm cleanrooms More than 300 industry partners including electronics, energy, defense & biohealth
5 Combined Industry and Academic Mission Interdisciplinary academic research Industry R&D partnerships statewide Track record of CNSE graduates hired by research labs in industry & academia
6 SUNY Poly Timeline present National Focus Center Consortium ($10M/year) 07/02 06/97 04/01 NanoFab 200 Building ($16.5M) 08/98 International SEMATECH North ($320M/5 years) Nanoelectronics Center of Excellence ($150M) College of Nanoscale Science & Engineering Formed 04/04 01/05 11/02 01/05 Tokyo Electron Ltd. (TEL) Technology Center America IBM-Albany CSR ($450M) ASML R&D Center ($400M/5 years) GF Luther Forest Plant ($4.6B) 07/05 INVENT ($600M/7 years) $1.5B Packaging R&D & MFG 06/06 07/08 05/07 International Sematech / NYS Agreement ($300M/5 years) M+W Group relocates its North American Headquarters 02/10 09/10 Smart System Technology & Commercialization Center created International SEMATECH Manufacturing Initiative 10/10 04/11 U.S. DOE PVMC Grant ($57.5M) NYS Power Electronics Manufacturing Consortium ($500M/5years) 07/14 07/15 American Institute for Manufacturing Integrated Photonics ($600M/5 years) Danfoss Silicon Power Utica Quad-C ($100M) 03/17
7 Power Electronics 150/200mm NY-PEMC Cleanroom at SUNY Poly Danfoss power electronic drives and cooling products Packaging Center at the Computer Chip Commercialization Center (Quad-C) in Utica, NY The New York Power Electronics Manufacturing Consortium (NY-PEMC) is building the next generation of power electronic devices Newly outfitted fab at SUNY Poly for building devices on 150 mm SiC wafers The NY-PEMC Packaging Center in Utica is a partnership with Danfoss Silicon Power for the packaging of modules and power blocks for industrial, automotive, and renewable applications
8 SiC Advantages Radar plot compares properties of SiC and Si Graph shows application areas for Si, SiC & GaN based devices Si power devices are approaching physical performance limits for high power devices Compared to Si, SiC devices have: 3x larger band gap 2x higher melting point 10x higher dielectric breakdown field
9 Wet Process Challenges for SiC Diagram shows crystal structure of 4-H SiC 1 Graph shows oxidation rates on different faces of 4-H SiC, Rate is slower on Si-rich surface 2 Thermal oxidation of SiC forms oxides with different thickness on the front and back side of the wafer Wet etch processes need to be designed for Si vs C face differences 1 Liu, Gang. (2015). Applied Physics Reviews / Simonka et al J. Appl. Phys. 120, (2016)
10 Defect Metrology Challenges Images show crystal defects on a SiC wafer 1 Substrate defects overwhelm metrology Hence more challenging to monitor and control wet processes on SiC 1
11 Integrated Photonics Design Fabricate SEM images show Si photonics devices fabricated in SUNY Poly s 300mm semiconductor cleanroom Assemble Test AIM Photonics program is building Si photonic devices using established semiconductor technology and methods on 300 mm wafers EPDA: Enabling faster design with leading tools MPW runs: Cost-effective use of resources Key optical elements: light source, wave guide, modulator, detector Assembly & Test: Being developed at Rochester facility SEM image of modulator
12 Photonics Wet Challenges Oxide Si Cross section diagram of a Si waveguide Calculated loss as a function of roughness amplitude and correlation length for 500 nm wide waveguide 1 Loss measured as a function of waveguide dimension and smoothing process 2 Waveguide loss is driven by roughness of the sidewall Chemical oxidation followed by dhf has been shown to smooth the sides of Si wave guides 1 Lee et al. Appl. Phys. Lett., Vol. 77, No. 11, 11 September Sparacin et al. Journal of Lightwave Technology, Vol 23, No. 8, August 2005
13 University Research Nanoengineering Constellation - Current Research Next generation ICs, sensors, fuel cell, and photovoltaic technologies Reconfigurable multifunctional 2D devices Single-cell in-vivo carbon nanotube (CNT) multimodality sensors AlGaN next generation micro-batteries CIGS device optimization for PV alternative energy New 2D channel IC devices CNT in-vivo biosensors 3D MOCVD structures for micro-batteries n-doped graphene CIGS
14 Quantum Computing SUNY Poly researchers are exploring superconducting qubit architectures and materials to enable scaling of Quantum Computing systems Quantum computers have an advantage when solving certain problems that are difficult on a classical computer Factoring large numbers Efficient search through unstructured data Secure communication Pharma-molecule design, etc. Josephson junction formation using advanced processes at SUNY Poly Two 3D qubits from a 300mm wafer, measured at Syracuse University
15 Qubit Devices A qubit is a physical system that can be placed into a quantum state State is fragile, and eventually decays due to interaction with the environment Must last long enough to complete computation step Superconducting materials allow us to engineer systems that display quantum behavior Examples Systems from nature Photons, trapped ions, nuclear spin Engineered systems Superconducting Josephson junction Coherence time Long (s) Short (µs) Interfacing and coupling Difficult Easier as it can be part of the design New devices falling somewhere between these categories are being developed including topological qubit (Microsoft) and Si spin qubits (Intel) Key challenge: Insulators and interfaces are still have loss at superconducting temperatures
16 Strong sputter clean Gentle sputter clean Materials and Interfaces are Critical Improve dielectric growth 1 Interface Preparation 2 Remove dielectric 3 lower N-H defects, better loss tangent Qubit coherence time can be improved by eliminating defects in insulators and interfaces Interfaces are improved with surface cleaning and preparation 1 H. Paik and K.D. Osborn APL 96, (2010) 2 Quintana et al., APL 105, (2014) 3 Y. Chu et al. APL 109, dx.doi.org/ /
17 Interface Improvement TEM images show an Al / Al oxide / Al Josephson junction formed in an e-beam evaporation system Green region under Al/AlO/Al device shows oxide TEM image of Al deposited on Si in SUNY Poly s 300m line Surface was prepared using DHF Si surface prepared with DHF shows reduced oxide under the deposited Al
18 Si Undercut Etch TiN Q improvement of NbTiN resonators with Si recess 1 Si TiN overhang improves Q factor of resonators Wet process was used to create the overhang SEM image shows undercut TiN structure fabricated at SUNY Poly 1 Barends et al, arxiv: v1 3 May 2010)
19 EUV Lithography ASML 3400B NXE EUV System SEM image shows single-pass 16nm EUV pattern SUNY Poly and partners are working together to enable EUV lithography success at the 7 and 5 nm nodes
20 EUV resist Hardmask Oxide Wet Clean for EUV Patterned Features After HM open and EUV resist ash After wet clean After oxide RIE After wet clean Process flow 1. Pattern EUV resist 2. Etch hardmask 3. Wet clean 1 4. Etch oxide 5. Wet clean 2 EUV resist must be very thin to support fine feature size Requires an etch to open hardmask and etch features Wet clean is used to remove re-deposited polymer after HM open RIE and ash. Similar structure a different wet clean shows pattern collapse
21 Conclusion Wet clean remains an important process technology as semiconductor fabrication technology are applied to new areas
Currently, worldwide major semiconductor alloy epitaxial growth is divided into two material groups.
ICQNM 2014 Currently, worldwide major semiconductor alloy epitaxial growth is divided into two material groups. Cubic: Diamond structures: group IV semiconductors (Si, Ge, C), Cubic zinc-blende structures:
More informationNanoimprint Lithography
Nanoimprint Lithography Wei Wu Quantum Science Research Advanced Studies HP Labs, Hewlett-Packard Email: wei.wu@hp.com Outline Background Nanoimprint lithography Thermal based UV-based Applications based
More informationSelf-study problems and questions Processing and Device Technology, FFF110/FYSD13
Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Version 2016_01 In addition to the problems discussed at the seminars and at the lectures, you can use this set of problems
More informationFLCC Seminar. Spacer Lithography for Reduced Variability in MOSFET Performance
1 Seminar Spacer Lithography for Reduced Variability in MOSFET Performance Prof. Tsu-Jae King Liu Electrical Engineering & Computer Sciences Dept. University of California at Berkeley Graduate Student:
More informationSensors and Metrology. Outline
Sensors and Metrology A Survey 1 Outline General Issues & the SIA Roadmap Post-Process Sensing (SEM/AFM, placement) In-Process (or potential in-process) Sensors temperature (pyrometry, thermocouples, acoustic
More informationCharacterization of Post-etch Residue Clean By Chemical Bonding Transformation Mapping
Characterization of Post-etch Residue Clean By Chemical Bonding Transformation Mapping Muthappan Asokan, Oliver Chyan*, Interfacial Electrochemistry and Materials Research Lab, University of North Texas
More informationEV Group. Engineered Substrates for future compound semiconductor devices
EV Group Engineered Substrates for future compound semiconductor devices Engineered Substrates HB-LED: Engineered growth substrates GaN / GaP layer transfer Mobility enhancement solutions: III-Vs to silicon
More information2D Materials Research Activities at the NEST lab in Pisa, Italy. Stefan Heun NEST, Istituto Nanoscienze-CNR and Scuola Normale Superiore, Pisa, Italy
2D Materials Research Activities at the NEST lab in Pisa, Italy Stefan Heun NEST, Istituto Nanoscienze-CNR and Scuola Normale Superiore, Pisa, Italy 2D Materials Research Activities at the NEST lab in
More informationGraphene devices and integration: A primer on challenges
Graphene devices and integration: A primer on challenges Archana Venugopal (TI) 8 Nov 2016 Acknowledgments: Luigi Colombo (TI) UT Dallas and UT Austin 1 Outline Where we are Issues o Contact resistance
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction q Integrated circuits: many transistors on one chip q Very Large Scale Integration (VLSI): bucketloads! q Complementary Metal Oxide Semiconductor Fast, cheap, low power
More informationQuantum Technologies CCEM Workshop March 23 rd, 2017
Quantum Technologies CCEM Workshop March 23 rd, 2017 JT Janssen Welcome to the National Physical Laboratory The first quantum revolution h V n f 2 e 1 The second quantum revolution Superposition Entanglement
More informationChapter 10. Superconducting Quantum Circuits
AS-Chap. 10-1 Chapter 10 Superconducting Quantum Circuits AS-Chap. 10-2 10.1 Fabrication of JJ for quantum circuits AS-Chap. 10-3 Motivation Repetition Current-phase and voltage-phase relation are classical,
More informationFabrication Technology, Part I
EEL5225: Principles of MEMS Transducers (Fall 2004) Fabrication Technology, Part I Agenda: Microfabrication Overview Basic semiconductor devices Materials Key processes Oxidation Thin-film Deposition Reading:
More informationEtching Capabilities at Harvard CNS. March 2008
Etching Capabilities at Harvard CNS March 2008 CNS: A shared use facility for the Harvard Community and New England CNS Provides technical support, equipment and staff. Explicitly multi-disciplinary w/
More informationQuantum Computing: From Science to Application Dr. Andreas Fuhrer Quantum technology, IBM Research - Zurich
Quantum Computing: From Science to Application Dr. Andreas Fuhrer Quantum technology, IBM Research - Zurich IBM Research - Zurich Established in 1956 Focus: science & technology, systems research, computer
More informationEN2912C: Future Directions in Computing Lecture 08: Overview of Near-Term Emerging Computing Technologies
EN2912C: Future Directions in Computing Lecture 08: Overview of Near-Term Emerging Computing Technologies Prof. Sherief Reda Division of Engineering Brown University Fall 2008 1 Near-term emerging computing
More informationTransistor and Integrated Circuits: History
Course Objective Review and practice fundamental chemical engineering concepts (mass, energy, and momentum transport coupled with heterogeneous and homogeneous reactions and thermodynamics). Apply these
More informationEE143 LAB. Professor N Cheung, U.C. Berkeley
EE143 LAB 1 1 EE143 Equipment in Cory 218 2 Guidelines for Process Integration * A sequence of Additive and Subtractive steps with lateral patterning Processing Steps Si wafer Watch out for materials compatibility
More informationElectrons are shared in covalent bonds between atoms of Si. A bound electron has the lowest energy state.
Photovoltaics Basic Steps the generation of light-generated carriers; the collection of the light-generated carriers to generate a current; the generation of a large voltage across the solar cell; and
More informationESH Benign Processes for he Integration of Quantum Dots (QDs)
ESH Benign Processes for he Integration of Quantum Dots (QDs) PIs: Karen K. Gleason, Department of Chemical Engineering, MIT Graduate Students: Chia-Hua Lee: PhD Candidate, Department of Material Science
More informationMicro- and Nano-Technology... for Optics
Micro- and Nano-Technology...... for Optics U.D. Zeitner Fraunhofer Institut für Angewandte Optik und Feinmechanik Jena Today: 1. Introduction E. Bernhard Kley Institute of Applied Physics Friedrich-Schiller
More informationNormally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development
Center for High Performance Power Electronics Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development Dr. Wu Lu (614-292-3462, lu.173@osu.edu) Dr. Siddharth Rajan
More informationGold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications
Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications D. Tsoukalas, S. Kolliopoulou, P. Dimitrakis, P. Normand Institute of Microelectronics, NCSR Demokritos, Athens, Greece S. Paul,
More informationLithography Challenges Moore s Law Rising Costs and Challenges of Advanced Patterning
Lithography Challenges Moore s Law Rising Costs and Challenges of Advanced Patterning SEMI Texas Spring Forum May 21, 2013 Austin, Texas Author / Company / Division / Rev. / Date A smartphone today has
More informationSUPPLEMENTAL MATERIAL I: SEM IMAGE OF PHOTONIC CRYSTAL RESONATOR
1 SUPPLEMENTAL MATERIAL I: SEM IMAGE OF PHOTONIC CRYSTAL RESONATOR Figure S1 below is a scanning electronic microscopy image of a typical evanescently coupled photonic crystal resonator used in these experiments.
More informationNanoelectronics. Topics
Nanoelectronics Topics Moore s Law Inorganic nanoelectronic devices Resonant tunneling Quantum dots Single electron transistors Motivation for molecular electronics The review article Overview of Nanoelectronic
More informationEE130: Integrated Circuit Devices
EE130: Integrated Circuit Devices (online at http://webcast.berkeley.edu) Instructor: Prof. Tsu-Jae King (tking@eecs.berkeley.edu) TA s: Marie Eyoum (meyoum@eecs.berkeley.edu) Alvaro Padilla (apadilla@eecs.berkeley.edu)
More informationThree Approaches for Nanopatterning
Three Approaches for Nanopatterning Lithography allows the design of arbitrary pattern geometry but maybe high cost and low throughput Self-Assembly offers high throughput and low cost but limited selections
More information2D MBE Activities in Sheffield. I. Farrer, J. Heffernan Electronic and Electrical Engineering The University of Sheffield
2D MBE Activities in Sheffield I. Farrer, J. Heffernan Electronic and Electrical Engineering The University of Sheffield Outline Motivation Van der Waals crystals The Transition Metal Di-Chalcogenides
More informationChapter 10. Nanometrology. Oxford University Press All rights reserved.
Chapter 10 Nanometrology Oxford University Press 2013. All rights reserved. 1 Introduction Nanometrology is the science of measurement at the nanoscale level. Figure illustrates where nanoscale stands
More informationThere's Plenty of Room at the Bottom
There's Plenty of Room at the Bottom 12/29/1959 Feynman asked why not put the entire Encyclopedia Britannica (24 volumes) on a pin head (requires atomic scale recording). He proposed to use electron microscope
More informationNanoparticle Devices. S. A. Campbell, ECE C. B. Carter, CEMS H. Jacobs, ECE J. Kakalios, Phys. U. Kortshagen, ME. Institute of Technology
Nanoparticle Devices S. A. Campbell, ECE C. B. Carter, CEMS H. Jacobs, ECE J. Kakalios, Phys. U. Kortshagen, ME Applications of nanoparticles Flash Memory Tiwari et al., Appl. Phys. Lett. 68, 1377, 1996.
More informationA RIDGE WAVEGUIDE FOR THERMO-OPTIC APPLICATION
Progress In Electromagnetics Research Letters, Vol. 6, 1 9, 2009 A RIDGE WAVEGUIDE FOR THERMO-OPTIC APPLICATION A. M. Al-Hetar, A. S. M. Supa at, and A. B. Mohammad Photonics Technology Center (PTC) Faculty
More informationResearch Grants Approved and Funded
Research Grants Approved and Funded Koratkar has won 35 grants (totaling ~ $9.7 Million) from several agencies such as the National Science Foundation, Office of Naval Research, Army Research Office, Advanced
More informationInstitute for Electron Microscopy and Nanoanalysis Graz Centre for Electron Microscopy
Institute for Electron Microscopy and Nanoanalysis Graz Centre for Electron Microscopy Micromechanics Ass.Prof. Priv.-Doz. DI Dr. Harald Plank a,b a Institute of Electron Microscopy and Nanoanalysis, Graz
More informationETH Rüschlikon the people and their research
ETH Zurich @ Rüschlikon the people and their research Prof. Dr. Dimos Poulikakos, Laboratory of Thermodynamics in Emerging Technologies and Coordinator of the Nanotechnology Center, ETH Zurich The Vision
More informationSensors and Metrology
Sensors and Metrology A Survey 1 Outline General Issues & the SIA Roadmap Post-Process Sensing (SEM/AFM, placement) In-Process (or potential in-process) Sensors temperature (pyrometry, thermocouples, acoustic
More informationUHF-ECR Plasma Etching System for Dielectric Films of Next-generation Semiconductor Devices
UHF-ECR Plasma Etching System for Dielectric Films of Next-generation Semiconductor Devices 1 UHF-ECR Plasma Etching System for Dielectric Films of Next-generation Semiconductor Devices Katsuya Watanabe
More informationThree-Dimensional Silicon-Germanium Nanostructures for Light Emitters and On-Chip Optical. Interconnects
Three-Dimensional Silicon-Germanium Nanostructures for Light Emitters and On-Chip Optical eptember 2011 Interconnects Leonid Tsybeskov Department of Electrical and Computer Engineering New Jersey Institute
More informationnmos IC Design Report Module: EEE 112
nmos IC Design Report Author: 1302509 Zhao Ruimin Module: EEE 112 Lecturer: Date: Dr.Zhao Ce Zhou June/5/2015 Abstract This lab intended to train the experimental skills of the layout designing of the
More informationQuantum optics and optomechanics
Quantum optics and optomechanics 740nm optomechanical crystals LIGO mirror AMO: Alligator nanophotonic waveguide quantum electro-mechanics Oskar Painter, Jeff Kimble, Keith Schwab, Rana Adhikari, Yanbei
More informationLECTURE 5 SUMMARY OF KEY IDEAS
LECTURE 5 SUMMARY OF KEY IDEAS Etching is a processing step following lithography: it transfers a circuit image from the photoresist to materials form which devices are made or to hard masking or sacrificial
More information3-1-2 GaSb Quantum Cascade Laser
3-1-2 GaSb Quantum Cascade Laser A terahertz quantum cascade laser (THz-QCL) using a resonant longitudinal optical (LO) phonon depopulation scheme was successfully demonstrated from a GaSb/AlSb material
More informationChapter 6. Superconducting Quantum Circuits
AS-Chap. 6.1-1 Chapter 6 Superconducting Quantum Circuits AS-Chap. 6.1-2 6.1 Fabrication of JJ for quantum circuits AS-Chap. 6.1-3 Motivation Repetition Current-phase and voltage-phase relation are classical,
More informationCall for Papers. 3 Steps to Contribute a Presentation. Submit. Submission Deadline: June 26 (Tue.), 2018 (17:00, JST)
Call for Papers 3 Steps to Contribute a Presentation Join JSAP Submit Register Regular Membership Admission Fee: 10,000 JPY Annual Due*: 10,000 JPY *Annual due will be waived for the first year. Graduate
More informationEmission pattern control and polarized light emission through patterned graded-refractiveindex coatings on GaInN light-emitting diodes
Emission pattern control and polarized light emission through patterned graded-refractiveindex coatings on GaInN light-emitting diodes Ming Ma, 1 Ahmed N. Noemaun, 2 Jaehee Cho, 2,* E. Fred Schubert, 2
More informationAM activities at Linköping University (also including lightweight technologies)
AM activities at Linköping University (also including lightweight technologies) Johan Ölvander, PhD Professor in Machine Design Department of Management and Engineering Linköping University Students 27
More informationFigure 1: Graphene release, transfer and stacking processes. The graphene stacking began with CVD
Supplementary figure 1 Graphene Growth and Transfer Graphene PMMA FeCl 3 DI water Copper foil CVD growth Back side etch PMMA coating Copper etch in 0.25M FeCl 3 DI water rinse 1 st transfer DI water 1:10
More informationSuperconducting Single-photon Detectors
: Quantum Cryptography Superconducting Single-photon Detectors Hiroyuki Shibata Abstract This article describes the fabrication and properties of a single-photon detector made of a superconducting NbN
More informationAnalyses of LiNbO 3 wafer surface etched by ECR plasma of CHF 3 & CF 4
1998 DRY PROCESS SYMPOSIUM VI - 3 Analyses of LiNbO 3 wafer surface etched by ECR plasma of CHF 3 & CF 4 Naoki Mitsugi, Kaori Shima, Masumi Ishizuka and Hirotoshi Nagata New Technology Research Laboratories,
More informationSEMATECH Knowledge Series 2010
SEMATECH Knowledge Series 2010 Summary of the SEMATECH Workshop on Directed Self Assembly Lloyd Litt SEMATECH/GF Bill Hinsberg - IBM 20 October 2010 Kobe, Japan Copyright 2010 Advanced Materials Research
More informationWelsh Centre for Printing and Coating. College of Engineering
Welsh Centre for Printing and Coating College of Engineering Welsh Centre for Printing and Coating Potential applications for plasma functionalised GNP s for active packaging Tim Claypole a, Chris Spacie
More informationCarbon based Nanoscale Electronics
Carbon based Nanoscale Electronics 09 02 200802 2008 ME class Outline driving force for the carbon nanomaterial electronic properties of fullerene exploration of electronic carbon nanotube gold rush of
More informationINTRODUCTION TO SUPERCONDUCTING QUBITS AND QUANTUM EXPERIENCE: A 5-QUBIT QUANTUM PROCESSOR IN THE CLOUD
INTRODUCTION TO SUPERCONDUCTING QUBITS AND QUANTUM EXPERIENCE: A 5-QUBIT QUANTUM PROCESSOR IN THE CLOUD Hanhee Paik IBM Quantum Computing Group IBM T. J. Watson Research Center, Yorktown Heights, NY USA
More informationManufacture of Nanostructures for Power Electronics Applications
Manufacture of Nanostructures for Power Electronics Applications Brian Hunt and Jon Lai Etamota Corporation 2672 E. Walnut St. Pasadena, CA 91107 APEC, Palm Springs Feb. 23rd, 2010 1 Background Outline
More informationHow a single defect can affect silicon nano-devices. Ted Thorbeck
How a single defect can affect silicon nano-devices Ted Thorbeck tedt@nist.gov The Big Idea As MOS-FETs continue to shrink, single atomic scale defects are beginning to affect device performance Gate Source
More informationNanoscale Issues in Materials & Manufacturing
Nanoscale Issues in Materials & Manufacturing ENGR 213 Principles of Materials Engineering Module 2: Introduction to Nanoscale Issues Top-down and Bottom-up Approaches for Fabrication Winfried Teizer,
More informationGraphene Fundamentals and Emergent Applications
Graphene Fundamentals and Emergent Applications Jamie H. Warner Department of Materials University of Oxford Oxford, UK Franziska Schaffel Department of Materials University of Oxford Oxford, UK Alicja
More informationWhat are Carbon Nanotubes? What are they good for? Why are we interested in them?
Growth and Properties of Multiwalled Carbon Nanotubes What are Carbon Nanotubes? What are they good for? Why are we interested in them? - Interconnects of the future? - our vision Where do we stand - our
More informationFabrication at the nanoscale for nanophotonics
Fabrication at the nanoscale for nanophotonics Ilya Sychugov, KTH Materials Physics, Kista silicon nanocrystal by electron beam induced deposition lithography Outline of basic nanofabrication methods Devices
More informationPatterning Challenges and Opportunities: Etch and Film
Patterning Challenges and Opportunities: Etch and Film Ying Zhang, Shahid Rauf, Ajay Ahatnagar, David Chu, Amulya Athayde, and Terry Y. Lee Applied Materials, Inc. SEMICON, Taiwan 2016 Sept. 07-09, 2016,
More informationFree-Space MEMS Tunable Optical Filter in (110) Silicon
Free-Space MEMS Tunable Optical Filter in (110) Silicon Ariel Lipson & Eric M. Yeatman Optical & Semiconductor Group Outline Device - Optical Filter Optical analysis Fabrication Schematic Fabricated 2
More informationPost Von Neumann Computing
Post Von Neumann Computing Matthias Kaiserswerth Hasler Stiftung (formerly IBM Research) 1 2014 IBM Corporation Foundation Purpose Support information and communication technologies (ICT) to advance Switzerland
More informationStrong Coupling between On Chip Notched Ring Resonator and Nanoparticle
Strong Coupling between On Chip Notched Ring Resonator and Nanoparticle S. Wang 1, K. Broderick 1, 3, H. Smith 1 2, 3,1 *, and Y. Yi 1 Massauchusetts Institute of Technology, Cambridge, MA 02139 2 New
More informationSpecial Topics in Semiconductor Nanotechnology ECE 598XL
Special Topics in Semiconductor Nanotechnology ECE 598XL Fall 2009 ECE 598XL Syllabus Overview: size matters Formation Process Characterization SOA device applications and potentials Homework or quizzes
More informationEV Group. Enabling processes for 3D interposer. Dr. Thorsten Matthias EV Group
EV Group Enabling processes for 3D interposer Dr. Thorsten Matthias EV Group EV Group in a Nutshell st Our philosophy Our mission in serving next generation application in semiconductor technology Equipment
More informationAccelerated Neutral Atom Beam (ANAB)
Accelerated Neutral Atom Beam (ANAB) Development and Commercialization July 2015 1 Technological Progression Sometimes it is necessary to develop a completely new tool or enabling technology to meet future
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Fall Exam 1
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 143 Fall 2008 Exam 1 Professor Ali Javey Answer Key Name: SID: 1337 Closed book. One sheet
More informationPhysicists in the Semiconductor Industry
Physicists in the Semiconductor Industry P.M. Mooney IBM Research Division, T.J. Watson Research Center Yorktown Heights, NY 10598 APS March Meeting March 24, 2004 Thomas J. Watson Research Center 1 Outline
More informationNanofabrication Lab Process Development for High-k Dielectrics
Nanofabrication Lab Process Development for Highk Dielectrics Each lab group consists of 4 to 5 students. The dates of these Labs are: Lab 1 Date 14.02.2013 Time: 812 am Lab 2 Date 14.02.2013 Time: 15
More informationEtching: Basic Terminology
Lecture 7 Etching Etching: Basic Terminology Introduction : Etching of thin films and sometimes the silicon substrate are very common process steps. Usually selectivity, and directionality are the first
More informationCarbon Nanotubes in Interconnect Applications
Carbon Nanotubes in Interconnect Applications Page 1 What are Carbon Nanotubes? What are they good for? Why are we interested in them? - Interconnects of the future? Comparison of electrical properties
More informationPhysics of Semiconductors
Physics of Semiconductors 9 th 2016.6.13 Shingo Katsumoto Department of Physics and Institute for Solid State Physics University of Tokyo Site for uploading answer sheet Outline today Answer to the question
More informationGHZ ELECTRICAL PROPERTIES OF CARBON NANOTUBES ON SILICON DIOXIDE MICRO BRIDGES
GHZ ELECTRICAL PROPERTIES OF CARBON NANOTUBES ON SILICON DIOXIDE MICRO BRIDGES SHENG F. YEN 1, HAROON LAIS 1, ZHEN YU 1, SHENGDONG LI 1, WILLIAM C. TANG 1,2, AND PETER J. BURKE 1,2 1 Electrical Engineering
More information2D Materials for Gas Sensing
2D Materials for Gas Sensing S. Guo, A. Rani, and M.E. Zaghloul Department of Electrical and Computer Engineering The George Washington University, Washington DC 20052 Outline Background Structures of
More informationPerformance Enhancement of P-channel InGaAs Quantum-well FETs by Superposition of Process-induced Uniaxial Strain and Epitaxially-grown Biaxial Strain
Performance Enhancement of P-channel InGaAs Quantum-well FETs by Superposition of Process-induced Uniaxial Strain and Epitaxially-grown Biaxial Strain Ling Xia 1, Vadim Tokranov 2, Serge R. Oktyabrsky
More informationNova 600 NanoLab Dual beam Focused Ion Beam IITKanpur
Nova 600 NanoLab Dual beam Focused Ion Beam system @ IITKanpur Dual Beam Nova 600 Nano Lab From FEI company (Dual Beam = SEM + FIB) SEM: The Electron Beam for SEM Field Emission Electron Gun Energy : 500
More informationWafer-scale fabrication of graphene
Wafer-scale fabrication of graphene Sten Vollebregt, MSc Delft University of Technology, Delft Institute of Mircosystems and Nanotechnology Delft University of Technology Challenge the future Delft University
More informationConceptGraphene. Small or medium-scale focused research project. WP4 Spin transport devices
ConceptGraphene New Electronics Concept: Wafer-Scale Epitaxial Graphene Small or medium-scale focused research project WP4 Spin transport devices Deliverable 4.1 Report on spin transport in graphene on
More informationCV Biddut K Sarker
Biddut K Sarker University of Central Florida, Nanoscience Technology Center and Department of Physics 12424 Research Pkwy Suite 400, Orlando, FL 32826 Email: bksarker@gmail.com; www.bksarker@weebly.com
More informationOptimizing Graphene Morphology on SiC(0001)
Optimizing Graphene Morphology on SiC(0001) James B. Hannon Rudolf M. Tromp Graphene sheets Graphene sheets can be formed into 0D,1D, 2D, and 3D structures Chemically inert Intrinsically high carrier mobility
More informationNanometer Ceria Slurries for Front-End CMP Applications, Extendable to 65nm Technology Node and Beyond
Nanometer Ceria Slurries for Front-End CMP Applications, Extendable to 65nm Technology Node and Beyond Cass Shang, Robert Small and Raymond Jin* DuPont Electronic Technologies, 2520 Barrington Ct., Hayward,
More informationFilm Deposition Part 1
1 Film Deposition Part 1 Chapter 11 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Spring Semester 2013 Saroj Kumar Patra Semidonductor Manufacturing Technology, Norwegian University of
More informationEUV Lithography Towards Industrialization
EUV Lithography Towards Industrialization Wim van der Zande, Director of Research, ASML Dublin Meeting November 2014 Slide 2 Agenda EUV benefit and status at customers Towards higher productivity Summary
More informationDry Etching Zheng Yang ERF 3017, MW 5:15-6:00 pm
Dry Etching Zheng Yang ERF 3017, email: yangzhen@uic.edu, MW 5:15-6:00 pm Page 1 Page 2 Dry Etching Why dry etching? - WE is limited to pattern sizes above 3mm - WE is isotropic causing underetching -
More informationToward Modular Molecular Composite Nanosystems
Toward Modular Molecular Composite Nanosystems K. Eric Drexler, PhD U.C. Berkeley 26 April 2009 Intended take-away messages: Paths are now open toward complex, self-assembled, heterogenous nanosystems
More informationSeminars in Nanosystems - I
Seminars in Nanosystems - I Winter Semester 2011/2012 Dr. Emanuela Margapoti Emanuela.Margapoti@wsi.tum.de Dr. Gregor Koblmüller Gregor.Koblmueller@wsi.tum.de Seminar Room at ZNN 1 floor Topics of the
More informationMolecular Electronics For Fun and Profit(?)
Molecular Electronics For Fun and Profit(?) Prof. Geoffrey Hutchison Department of Chemistry University of Pittsburgh geoffh@pitt.edu July 22, 2009 http://hutchison.chem.pitt.edu Moore s Law: Transistor
More informationLaboratory 3: Confocal Microscopy Imaging of Single Emitter Fluorescence and Hanbury Brown, and Twiss Setup for Photon Antibunching
Laboratory 3: Confocal Microscopy Imaging of Single Emitter Fluorescence and Hanbury Brown, and Twiss Setup for Photon Antibunching Jonathan Papa 1, * 1 Institute of Optics University of Rochester, Rochester,
More informationBlock Copolymer Based Hybrid Nanostructured Materials As Key Elements In Green Nanotechnology
The 7 th Korea-U.S. Nano Forum Block Copolymer Based Hybrid Nanostructured Materials As Key Elements In Green Nanotechnology Dong Ha Kim Department of Chemistry and Nano Science, Ewha Womans University
More informationDISTRIBUTION OF POTENTIAL BARRIER HEIGHT LOCAL VALUES AT Al-SiO 2 AND Si-SiO 2 INTERFACES OF THE METAL-OXIDE-SEMICONDUCTOR (MOS) STRUCTURES
DISTRIBUTION OF POTENTIAL BARRIER HEIGHT LOCAL VALUES AT Al-SiO 2 AND Si-SiO 2 INTERFACES OF THE ETAL-OXIDE-SEICONDUCTOR (OS) STRUCTURES KRZYSZTOF PISKORSKI (kpisk@ite.waw.pl), HENRYK. PRZEWLOCKI Institute
More informationPHOTOVOLTAICS Fundamentals
PHOTOVOLTAICS Fundamentals PV FUNDAMENTALS Semiconductor basics pn junction Solar cell operation Design of silicon solar cell SEMICONDUCTOR BASICS Allowed energy bands Valence and conduction band Fermi
More informationUNIVERSITY OF CALIFORNIA. College of Engineering. Department of Electrical Engineering and Computer Sciences. Professor Ali Javey.
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EE 143 Professor Ali Javey Spring 2009 Exam 2 Name: SID: Closed book. One sheet of notes is allowed.
More informationField effect = Induction of an electronic charge due to an electric field Example: Planar capacitor
JFETs AND MESFETs Introduction Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor Why would an FET made of a planar capacitor with two metal plates, as
More informationAccelerated Neutral Atom Beam Processing of Ultra-thin Membranes to Enhance EUV Transmittance. February 22, 2015
Accelerated Neutral Atom Beam Processing of Ultra-thin Membranes to Enhance EUV Transmittance February 22, 2015 1 Participation / Contacts Exogenesis Corporation, ANAB Technology Sean Kirkpatrick, Son
More informationPhotonic devices for quantum information processing:
Outline Photonic devices for quantum information processing: coupling to dots, structure design and fabrication Optoelectronics Group, Cavendish Lab Outline Vuckovic s group Noda s group Outline Outline
More informationETCHING Chapter 10. Mask. Photoresist
ETCHING Chapter 10 Mask Light Deposited Substrate Photoresist Etch mask deposition Photoresist application Exposure Development Etching Resist removal Etching of thin films and sometimes the silicon substrate
More informationQuantum Technology: Supplying the Picks and Shovels
Quantum Technology: Supplying the Picks and Shovels Dr John Burgoyne Quantum Control Engineering: Mathematical Solutions for Industry Open for Business Event 7 th August 2014, 12.30-17.00, Isaac Newton
More informationNano devices for single photon source and qubit
Nano devices for single photon source and qubit, Acknowledgement K. Gloos, P. Utko, P. Lindelof Niels Bohr Institute, Denmark J. Toppari, K. Hansen, S. Paraoanu, J. Pekola University of Jyvaskyla, Finland
More informationIntroduction to Photolithography
http://www.ichaus.de/news/72 Introduction to Photolithography Photolithography The following slides present an outline of the process by which integrated circuits are made, of which photolithography is
More information