1. Logic verification
|
|
- Andrea Ford
- 5 years ago
- Views:
Transcription
1 . Logi verifition Bsi priniples of OBDD s Vrile ordering Network of gtes => OBDD s FDD s nd OKFDD s Resoning out iruits Struturl methods Stisfiility heker Logi verifition The si prolem: prove tht two iruits implement the sme oolen funtion, i.e., tht f g is tutology = f g f g = f*g + f*g Logi verifition 2 Tutoril on Forml Verifition
2 . Logi verifition Bsi priniples of OBDD s Ordered Binry Deision Digrms Deision digrms: one of mny possile representtions of oolen funtions sed on Boole s expnsion theorem (849) (lso ttriuted to Shnnon) seminl pper y Brynt (986) on the pplition to logi verifition Logi verifition d f Priniple: "Divide nd onquer" f(,,, d) f(,,, d) two sufuntions tht do not depend on vrile Logi verifition 4 2 Tutoril on Forml Verifition
3 . Logi verifition d f f = *f(,,, d) + *f(,,, d) f f(,,, d) f(,,, d) f(,,, d) f(,,, d) Logi verifition 5 Nottion: f(,,,d) nd f(,,,d) re the oftors of f w.r.t. we write lso f nd f, respetively Boole s expnsion theorem: f = *f + *f Logi verifition 6 Tutoril on Forml Verifition
4 . Logi verifition Apply Boole s theorem to ll vriles: deision tree exmple: XOR in three vriles funtion vlues Logi verifition 7 Vrile ordering: order of pplition of Boole s theorem vrile order,, Logi verifition 8 4 Tutoril on Forml Verifition
5 . Logi verifition Oservtion: there re identil sutrees Logi verifition 9 Shring of sutrees => deision grph Logi verifition 5 Tutoril on Forml Verifition
6 . Logi verifition Shnnon: A symoli nlysis of rely nd swithing iruits (98) Logi verifition Some simple exmples of deision digrms: + * Logi verifition 2 6 Tutoril on Forml Verifition
7 . Logi verifition AND, OR, XOR in n vriles x x x x 2... x n... x n x 2 x 2 x 2... x n x n #nodes grows linerly for AND, OR nd XOR Logi verifition Mny types of deision digrms most fvoured nd suessfull OBDD's (Ordered Binry Deision Digrms, Brynt 86) properties of OBDD s: sme vrile ordering on ll pths ("ordered") ssoite n index index(x) with eh vrile x if vr(v) is the vrile ssoited with node v then index(vr(v)) is smller thn the index of ll suessor nodes "redued": there re no two nodes tht represent the sme funtion the two suessors of eh node re not identil Logi verifition 4 7 Tutoril on Forml Verifition
8 . Logi verifition Logi verifition 5 Given vrile ordering, OBDD s re nonil representtions of oolen funtions two iruits implement the sme oolen funtion <=> the two OBDD s re identil = f g = Logi verifition 6 8 Tutoril on Forml Verifition
9 . Logi verifition SN 748 ALU: S S 2 S S B A B 2 A 2 B A B D E D 2 E 2 D E D = = = Q Q 2 Q = = = = G n+4 P F F 2 A=B F A M n E = Q = F Logi verifition 7 SN 748 OBDD ("shred OBDD" for severl outputs): g 4 p f f2 eq f f s s2 s s 2 2 m Logi verifition 8 9 Tutoril on Forml Verifition
10 . Logi verifition Tutoril on Forml Verifition 9 Logi verifition = = n n+4 D E Q S B A M G P F F A=B F F S S S A 2 2 E D B B A D E E D B A 2 2 Q Q Q = = = = = = = Implementtion 2: = OBDD s = = n n+4 D E Q S B A M G P F F A=B F F S S S A 2 2 E D B B A D E E D B A 2 2 Q Q Q = = = = = = = Implementtion : 2 Logi verifition Trnsistor Netlist Lyout Extrtion Trnsistor Netlist OBDD OBDD Extrtion VHDL Desription Speifition Synthesis Synthesis Synthesis Verifition Comintion of synthesis, extrtion, verifition (BULL, ATT,...): =
11 . Logi verifition OBDD s eome even more ompt, if inverted edges re provided. Exmple: d d e e f f g g d e f g Logi verifition 2 #nodes depends ritilly on the vrile ordering lssil exmple (Brynt 86): f = x x 2 + x x 4 + x 5 x 6 x Vrile ordering x x 2 x x 4 x 5 x 6 x 5 x x 5 x 4 x 4 x 6 x x5 x 5 x x2 x 2 x 2 2 Logi verifition 22 Tutoril on Forml Verifition
12 . Logi verifition nit dder: vrile ordering R : n, n, n, n,...,, vrile ordering R 2 : n, n,...,, n, n,..., n= R : time #nodes R 2 : time #nodes Logi verifition 2 Heuristis to determine "good" vrile ordering exmple: distriution of "weight" z /4 /4 x y /4 /2 x /4 /4 /4 /2 /2 sum of weights: x=/2, y=/4, z=/4, => develop for x first Logi verifition 24 2 Tutoril on Forml Verifition
13 . Logi verifition delete vrile nd iterte z /4 y /4 /4 /4 /2 /2 /2 sum now: y=/4, z=/4, => y is seond vrile hene vrile ordering x, y, z Logi verifition 25 Sifting: dynmi vrile ordering (Rudell ICCAD 9) si step: exhnge djent vriles (Fujit et l. EDAC 9) Logi verifition 26 Tutoril on Forml Verifition
14 . Logi verifition Priniple: exhnge nd pth g g g 2 g g g 2 g g Logi verifition 27 Sifting: dynmi vrile ordering si step: exhnge djent vriles Logi verifition 28 4 Tutoril on Forml Verifition
15 . Logi verifition Sifting proedure: find vrile with mx. #nodes (the "thikest" prt of n OBDD) shift vrile over OBDD y pirwise exhnge of djent vriles until #nodes eomes minimum minimum Logi verifition 29 Logi verifition 5 Tutoril on Forml Verifition
16 . Logi verifition Logi verifition Logi verifition 2 6 Tutoril on Forml Verifition
17 . Logi verifition Logi verifition Logi verifition 4 7 Tutoril on Forml Verifition
18 . Logi verifition Logi verifition 5 Logi verifition 6 8 Tutoril on Forml Verifition
19 . Logi verifition Logi verifition 7 in detil: V V4 V4 V4 V V V5 V5 V5 V5 Logi verifition 8 9 Tutoril on Forml Verifition
20 . Logi verifition Logi verifition 9 Logi verifition 4 2 Tutoril on Forml Verifition
21 . Logi verifition Logi verifition 4 Logi verifition 42 2 Tutoril on Forml Verifition
22 . Logi verifition Logi verifition 4 Logi verifition Tutoril on Forml Verifition
23 . Logi verifition Logi verifition 45 Logi verifition 46 2 Tutoril on Forml Verifition
24 . Logi verifition Logi verifition 47 Logi verifition Tutoril on Forml Verifition
25 . Logi verifition Logi verifition 49 Logi verifition 5 25 Tutoril on Forml Verifition
26 . Logi verifition Logi verifition 5 Logi verifition Tutoril on Forml Verifition
27 . Logi verifition Logi verifition 5 Logi verifition Tutoril on Forml Verifition
28 . Logi verifition Logi verifition 55 Logi verifition Tutoril on Forml Verifition
29 . Logi verifition Logi verifition 57 Network of gtes => OBDD s?? Logi verifition Tutoril on Forml Verifition
30 . Logi verifition Trverse network from inputs to outputs + uild OBDD s Cprogrm Trverser Cprogrm Cprogrm Cprogrm * Logi verifition 59 Trverse network from inputs to outputs + uild OBDD s Cprogrm Trverser Cprogrm Cprogrm Cprogrm Logi verifition 6 Tutoril on Forml Verifition
31 . Logi verifition Trverse network from inputs to outputs + uild OBDD s Cprogrm Trverser Cprogrm Cprogrm Cprogrm Logi verifition 6 How does, e.g., the Cprogrm work? sis: orthogonlity of Boolen expnsion, i.e., f+g = x*(f x + g x ) + x*(f x + g x ), f*g = x*(f x * g x ) + x*(f x * g x ), f = x*f x + x*f x f * g x x * * f x f x g x g x Logi verifition 62 Tutoril on Forml Verifition
32 . Logi verifition The ANDOpertion etween two OBDD s dd nd dd2 ssume nodes of form (x,v,v) funtion AND(dd, dd2): IF dd= OR dd2= THEN return ; ELSEIF dd= THEN return dd2; ELSEIF dd2= THEN return dd; ELSE vr:=vr(dd);vr2:=vr(dd2); vr low high IF vr=vr2 THEN x:=vr; v:= AND(low(dd), low(dd2)), v:= AND(high(dd),high(dd2)); ELSEIF index(vr) < index(vr2) THEN x:=vr; v:= AND(low(dd), dd2), v:= AND(high(dd), dd2); ELSEIF... IF v = v THEN return v ELSE return (x,v,v);... Logi verifition 6 4 * 5 4 dd dd2 vr= vr2= => index(vr) < index(vr2) Logi verifition 64 2 Tutoril on Forml Verifition
33 . Logi verifition 4 * 5 4 dd dd2 vr= vr2= => index(vr) < index(vr2) x:=vr := v:= nd(low(dd),dd2), v:= nd(high(dd),dd2) Logi verifition 65 4 * 5 4 dd dd2 vr= vr2= => index(vr) < index(vr2) Logi verifition 66 Tutoril on Forml Verifition
34 . Logi verifition 4 * dd dd2 vr= vr2= => index(vr) < index(vr2) x:=vr := v:= nd(low(dd),dd2), v:= nd(high(dd),dd2) Logi verifition 67 4 * dd vr= dd2 vr2= => index(vr) < index(vr2) x:=vr := v:= nd(low(dd),dd2), v:= nd(high(dd),dd2) Logi verifition 68 4 Tutoril on Forml Verifition
35 . Logi verifition 4 * dd vr= dd2 vr2= => index(vr) < index(vr2) x:=vr := v:= nd(low(dd),dd2), v:= nd(high(dd),dd2) Logi verifition 69 4 * dd dd2 vr= vr2= => index(vr) < index(vr2) x:=vr := v:= nd(low(dd),dd2), v:= nd(high(dd),dd2) Logi verifition 7 5 Tutoril on Forml Verifition
36 . Logi verifition 4 * dd vr= dd2 vr2= => index(vr) < index(vr2) x:=vr := v:= nd(low(dd),dd2), v:= nd(high(dd),dd2) Logi verifition 7 4 * dd vr= dd2 vr2= => index(vr) < index(vr2) x:=vr := v:= nd(low(dd),dd2), v:= nd(high(dd),dd2) Logi verifition 72 6 Tutoril on Forml Verifition
37 . Logi verifition prolem: d d e e f f g g d e f g d e f g * d d e e f f g g Logi verifition 7 d d d d e e f f g g * * * * e e f f g g Logi verifition 74 7 Tutoril on Forml Verifition
38 . Logi verifition "OBDDpkges" mintin two tles: the omputed tle t hs entries of the form Opertion dd dd2 Result dd t stores results lulted efore the unique tle ut hs entries of the form x v v Logi verifition 75 funtion AND(dd, dd2): IF (AND,dd,dd2,x) t THEN return x; IF dd= OR dd2= THEN return ; ELSEIF dd= THEN return dd2; ELSEIF dd2= THEN return dd; ELSE vr:=vr(dd);vr2:=vr(dd2); IF vr=vr2 THEN x:=vr; v:= AND(low(dd), low(dd2)), v:= AND(high(dd),high(dd2)); ELSEIF index(vr) < index(vr2) THEN x:=vr; v:= AND(low(dd), dd2), v:= AND(high(dd), dd2); ELSEIF... IF v = v THEN return v ELSEIF (x,v,v) ut THEN put in ut; ELSE return (x,v,v);... Logi verifition 76 8 Tutoril on Forml Verifition
39 . Logi verifition the result OBDD of oolen opertion of two OBDD s of size m nd n nodes, respetively, hs not more thn n*m nodes omplexity of oolen opertions etween two OBDD s is O(n*m) Logi verifition 77 Mny OBDDpkges in the puli domin in mny ses sed on the ite(p, f, g)opertor (if p then f else g) very effiient: the CUDD pkge from Boulder see lso the TUD DDpkge home pge y Stefn Höreth with online demo s of, e.g., sifting the OBDD tehnique is very effiient deision proedure for the propositionl lulus nd inorported into mny theorem provers, e.g., PVS nd ACL2 Logi verifition 78 9 Tutoril on Forml Verifition
40 . Logi verifition FDD s nd OKFDD s FDD s (Funtionl Deision Digrms, Keshull et l. 92) f = f x x*(f x f x ) for x = we get f x for x = we get f x f x f x = f x sme grph struture, distint interprettion: f x rule: vrile = => exor oth rnhes f x (f x f x ) Logi verifition 79 FDD s re nonil representtions fixed vrile ordering redution rule: f f x f x f x (f x f x ) : if the oolen differene is, then the funtion does not depend on x Logi verifition 8 4 Tutoril on Forml Verifition
41 . Logi verifition Differene etween XOR nd AND for FDD s: f g = f x x*(f x f x ) g x x*(g x g x ) = (f x g x ) x*((f x f x ) (g x g x )) f g = (f x x*(f x f x )) (g x x*(g x g x )) = (f x g x ) x*(f x (g x g x ) (f x f x )g x (f x f x ) (g x g x )) for the lultion of the AND, ll 4 omintions of high nd low suessors hve to e onsidered Logi verifition 8 OBDD nd FDD for 4it dder (oth with inverted edges) Logi verifition 82 4 Tutoril on Forml Verifition
42 . Logi verifition OKFDD s (Ordered Kroneker FDD s, Drehsler et l. 94) three types of deomposition: Shnnon: f = x*f x + x*f x positive Dvio: f = f x x*(f x f x ) negtive Dvio: f = f x x*(f x f x ) f = *[( *( )) *( ( *( )))] + *[ *( )] = *( ) + * Shnnon p.dvio Deomposition type list (DTL) p.dvio Logi verifition 8 OBDD s: AND, OR, XOR of two OBDD s of size n nd m of omplexity O(n*m) FDD s/okfdd s: XOR of omplexity O(n*m), ut AND nd OR exponentil #nodes of FDD s/okfdd s my e < #nodes of OBDD s => synthesis pplitions OKFDD s: determining the deompositiontype list (DTL) is n dditionl prolem Logi verifition Tutoril on Forml Verifition
43 . Logi verifition Resoning out iruits A iruit with n inputs nd m outputs n e modelled s vetor of oolen funtions, F: B n > B m resoning out iruits is filitted if the hrteristi funtion of suh iruit is uilt let R e suset of B n, R B n. Then the hrteristi funtion of this set, χ R : B n > B, is defined y: χ R (x) = if x R if x R Logi verifition 85 The hrteristi funtion χ C of iruit x y χ C x y χ C = (x *)*(y +) r s = r*s + r*s Logi verifition 86 4 Tutoril on Forml Verifition
44 . Logi verifition The hrteristi funtion χ I of ll iruit outputvlues (the "imge" of B n > B m ) e.g., the omintion x= nd y= is not possile x y χ C x y χ C = (x *)*(y +) x y χ I χ I = x+y Logi verifition 87 How to lulte χ I? if = nd = then χ C = (x *)*(y +) = (x )*(y ) = x*y, i.e., the hrteristi funtion of the output vlues! x y x y χ C The existentil quntifition of severl inputs mens to uild the sum of ll input omintions. Hene, χ I =, : (x *)*(y +) = x + y χ C x y χ I Logi verifition Tutoril on Forml Verifition
45 !! " ". Logi verifition si opertions etween oftors: existentil quntifition x: f(x) = f x + f x universl quntifition x: f(x) = f x * f x QBF s: quntified oolen formuls note: x, y: f(x,y) = f(,) + f(,) + f(,) + f(,), i.e., existentil quntifition of numer of oolen vriles mens: uild the sum of the funtionvlues for ll omintions of vriles oolen differene f(x)/ x = f x f x Logi verifition 89 How n we hrterize ll vlues of x nd y for = ("imge lultion under restrition")? x y x y χ C χ =, : ((x *)*(y +) * ) = y χ C Logi verifition 9 45 Tutoril on Forml Verifition
46 # # $ $. Logi verifition How n we hrterize ll input vlues of nd so tht x= nd y= ("preimge lultion")? x y χ C (x*y)[x>*, y>+]= x y (*)*(+) = * + * = x, y: ((x *)*(y +) *(x*y)) χ C Logi verifition 9 Funtionl sustitution: sustitute funtion g vor vrile x f[x>g] = g*f x + g*f x Note: x : (f*(x g)) = [f x *( g)] + [f x *( g)] = f x *g + f x *g = f[x>g] funtionl sustitution n e redued to the pplition of the opertor Logi verifition Tutoril on Forml Verifition
47 % % % %. Logi verifition Struturl methods Funtionl methods limited y memory onsumption of OBDD s mny iruits "similr", e.g., fter simple tehnology mpping, uffer insertion, et. si ide: divide nd onquer prtition iruit into suiruits y introduing utpoints express funtions of suiruits in terms of utpoint vriles Logi verifition 9 Prolems: how to find utpoints? simple methods: equlity y nme, rndom simultion how to ope with flse negtives? Logi verifition Tutoril on Forml Verifition
48 . Logi verifition Oservtion (Kühlmnn DAC 97): in 8% of ll iruitpirs there 8% or more nodes tht hve equivlent nodes in the other iruit equivleneproof sed on iruit struture: onlude the equivlene of two gteoutputs from pirwise equivlene of gte inputs sme gtefuntion Logi verifition 95 Exmple (Mtsung DAC 96, modified) d s 2 v 2 w 2. Method: prove v (,,,d) v 2 (,,,d) nd w (,,,d) w 2 (,,,d) d s t 2 v = w 2. Method: prove s (,,d) s 2 (,,d) nd t (,) t 2 (,). If equivlent, s /s 2 nd t /t 2 re utpoints prove v (,s ) v 2 (,s 2 ) nd w (s,t ) w 2 (s 2,t 2 ) t Logi verifition Tutoril on Forml Verifition
49 ' '. Logi verifition Nonnonil grph representtion of iruits (Kühlmnn DAC 97) (similr representtions re wellknown from tehnologympping prolems) d d et. Logi verifition 97 Nonnonil grph representtion (Kühlmnn DAC 97) d s 2 t 2 v 2 w 2 d s 2 t 2 v 2 w 2 d s v = w d s v w t t Logi verifition Tutoril on Forml Verifition
50 . Logi verifition two nodes re equivlent iff the predeessors re equivlent (modulo negtion) t nd t 2 re equivlent d s 2 v 2 w 2 t 2 s v d w t Logi verifition 99 uilding the (smll!) OBDD s for s nd s 2 we n prove tht s nd s 2 re equivlent development of OBDD s is ontrolled y their size y pure struturl resoning, we n show tht v nd v 2 re equivlent d s 2 t 2 v 2 w 2 s v d w t Logi verifition 5 Tutoril on Forml Verifition
51 (. Logi verifition it remins to show tht w nd w 2 re equivlent expressing w nd w 2 in terms of utpoint vriles s /t nd s 2 /t 2, respetively we onlude tht w is not equivlent to w 2 flse negtive d s 2 t 2 v 2 w 2 s v d w t Logi verifition Method : sustitute funtions in output funtions d s 2 t 2 v 2 w 2 d d s t v = w s 2 t 2 s t Sustitute s /t in w nd s 2 /t 2 in w 2 nd prove equivlene: w = s t = d, w 2 = s 2 + t 2 = d + Logi verifition 2 5 Tutoril on Forml Verifition
52 ) ). Logi verifition d Method 2: work on the exor of the outputs y sustitution (Mtsung DAC 97) or se nlysis (Kunz et l. DAC 95) s 2 t 2 v 2 w 2 d v s 2 t 2 s t d s t = w Prove: (w w 2 ) = s *t = y sustitution: d* = Logi verifition Method : lulte hrteristi funtion of imge d s 2 t 2 v 2 w 2 d d s t v = w s 2 t 2 s t Prove tutology: χ I => (w w 2 ) = y imge lultion: (s + t ) => (w w 2 ) (s + t ) => (s + t ) = Logi verifition 4 52 Tutoril on Forml Verifition
53 * *. Logi verifition Stisfiility Cheker SAT heker rther thn to demonstrte the tutology f = positively, show tht f = leds to ontrdition mny modern SAT heker represent logil formuls s onjuntion of "triplets" of the form x = * or x = where, re literls orrespondene: x = x 2 *, x 2 = * ~ x 2 x projetion of SAT heking on iruit representtion: Logi verifition 5 exmple: prove tutology [( + ) => + ] = derive orresponding iruit with 2input AND s nd inverters try to produe t the output propgte effet of vlue(s) until ontrdition found?? x x=y y Logi verifition 6 5 Tutoril on Forml Verifition
54 + +. Logi verifition exmple: prove tutology [( + ) => + ] = ontrdition sturtion Logi verifition 7 nother exmple: prove tutology [( + ) <= + ] = = ontrdition Logi verifition 8 54 Tutoril on Forml Verifition
55 ,,,,. Logi verifition nother exmple: prove tutology [( + ) <= + ] = = ontrdition Logi verifition 9 sturtion: sesplit for ll (input+intervenient) vriles x: sturtion with x= nd x= if oth led to ontrdition: otherwise, reord informtion ommon for oth ses, proeed with next vrile redthfirst proess 2sturtion sturtion with ll omintions of 2 vriles et. Logi verifition 55 Tutoril on Forml Verifition
56 Logi verifition = = Logi verifition Current renissne of SAT proedures, in prtiulr: Stålmrks proedure ptented lgorithm (ommerilized y Logikkonsult) see tutoril Sheern/Stålmrk t FMCAD 98 Intelligent housekeeping of derived equlities in SAT hekers very lrge ( 5 ) #vriles trtle pplition to vrious industril prolems (rilwy interloking systems, engine mngment units,...) some similrity to "reursive lerning" y Kunz/Prdhn Logi verifition 2 56 Tutoril on Forml Verifition
57 / /. Logi verifition Different tehniques re pproprite for different lsses of iruits Verifition tools omine severl tehniques Kuehlmnn/Krohm DAC 97 (simultion, OBDD s, struturl methods) Mukherjee et l. IWLS 97 (simultion, OBDD s, struturl methods, SATheker) Burh/Singhl ICCAD 98 (simultion, OBDD s, struturl methods, SATheker) Logi verifition 57 Tutoril on Forml Verifition
2. Binary Decision Diagrams Fachgebiet Rechnersysteme1
2. Binry Deision Digrms Fhgeiet Rehnersysteme 2. Binry Deision Digrms Verifition Tehnology Content 2. BDD onepts 2.22 Vrile orderings 2.3 OBDD lgorithms 2.4 FDD s nd OKFDD s 2.5 Integer vlued deision digrms
More informationLogic Synthesis and Verification
Logi Synthesis nd Verifition SOPs nd Inompletely Speified Funtions Jie-Hong Rolnd Jing 江介宏 Deprtment of Eletril Engineering Ntionl Tiwn University Fll 2010 Reding: Logi Synthesis in Nutshell Setion 2 most
More informationUnit 4. Combinational Circuits
Unit 4. Comintionl Ciruits Digitl Eletroni Ciruits (Ciruitos Eletrónios Digitles) E.T.S.I. Informáti Universidd de Sevill 5/10/2012 Jorge Jun 2010, 2011, 2012 You re free to opy, distriute
More informationHardware Verification 2IMF20
Hrdwre Verifition 2IMF20 Julien Shmltz Leture 02: Boolen Funtions, ST, CEC Course ontent - Forml tools Temporl Logis (LTL, CTL) Domin Properties System Verilog ssertions demi & Industrils Proessors Networks
More informationLogic Synthesis and Verification
Logi Synthesis nd Verifition SOPs nd Inompletely Speified Funtions Jie-Hong Rolnd Jing 江介宏 Deprtment of Eletril Engineering Ntionl Tiwn University Fll 22 Reding: Logi Synthesis in Nutshell Setion 2 most
More informationPropositional models. Historical models of computation. Application: binary addition. Boolean functions. Implementation using switches.
Propositionl models Historil models of omputtion Steven Lindell Hverford College USA 1/22/2010 ISLA 2010 1 Strt with fixed numer of oolen vriles lled the voulry: e.g.,,. Eh oolen vrile represents proposition,
More informationLecture 11 Binary Decision Diagrams (BDDs)
C 474A/57A Computer-Aie Logi Design Leture Binry Deision Digrms (BDDs) C 474/575 Susn Lyseky o 3 Boolen Logi untions Representtions untion n e represente in ierent wys ruth tle, eqution, K-mp, iruit, et
More informationEngr354: Digital Logic Circuits
Engr354: Digitl Logi Ciruits Chpter 4: Logi Optimiztion Curtis Nelson Logi Optimiztion In hpter 4 you will lern out: Synthesis of logi funtions; Anlysis of logi iruits; Tehniques for deriving minimum-ost
More informationLecture 6. CMOS Static & Dynamic Logic Gates. Static CMOS Circuit. PMOS Transistors in Series/Parallel Connection
NMOS Trnsistors in Series/Prllel onnetion Leture 6 MOS Stti & ynmi Logi Gtes Trnsistors n e thought s swith ontrolled y its gte signl NMOS swith loses when swith ontrol input is high Peter heung eprtment
More informationAlgorithms & Data Structures Homework 8 HS 18 Exercise Class (Room & TA): Submitted by: Peer Feedback by: Points:
Eidgenössishe Tehnishe Hohshule Zürih Eole polytehnique fédérle de Zurih Politenio federle di Zurigo Federl Institute of Tehnology t Zurih Deprtement of Computer Siene. Novemer 0 Mrkus Püshel, Dvid Steurer
More informationBoolean algebra.
http://en.wikipedi.org/wiki/elementry_boolen_lger Boolen lger www.tudorgir.com Computer science is not out computers, it is out computtion nd informtion. computtion informtion computer informtion Turing
More informationLecture Notes No. 10
2.6 System Identifition, Estimtion, nd Lerning Leture otes o. Mrh 3, 26 6 Model Struture of Liner ime Invrint Systems 6. Model Struture In representing dynmil system, the first step is to find n pproprite
More informationThe State Explosion Problem. Symbolic Encoding using Decision Diagrams. CiteSeer Database. Overview. Boolean Functions.
The Stte Eplosion Prolem Smoli Enoding using Deision Digrms 6.42J/6.834J ognitive Rootis Mrtin Shenher (using mteril from Rndl rnt, ln Mishhenko, nd Geert Jnssen) Mn prolems suffer from stte spe eplosion:
More informationwhere the box contains a finite number of gates from the given collection. Examples of gates that are commonly used are the following: a b
CS 294-2 9/11/04 Quntum Ciruit Model, Solovy-Kitev Theorem, BQP Fll 2004 Leture 4 1 Quntum Ciruit Model 1.1 Clssil Ciruits - Universl Gte Sets A lssil iruit implements multi-output oolen funtion f : {0,1}
More informationFujitsu Laboratories of America. 77 Rio Robles, San Jose CA happens when one attempts to compare the functionality. inputs is neglected.
VERIFUL : VERItion using FUntionl Lerning Rjrshi Mukherjee y Dept. of Eletril nd Computer Engineering University of Texs t Austin Austin TX 7872 Astrt It is well known tht lerning (i.e., indiret implitions)
More informationCombinational Circuits Verification. 2. Verification by Equivalence Checking. Combinational Equivalence Checking (con t)
Comintionl Ciruits Verifition 2. Verifition y Equivlene Cheking Pge Comintionl Ciruits Verifition 2.2 Propositionl Logi (Clulus) 2.5 Propositionl Resolution 2. Stålmrk s Proedure 2.9 Redued Ordered Binry
More information8 THREE PHASE A.C. CIRCUITS
8 THREE PHSE.. IRUITS The signls in hpter 7 were sinusoidl lternting voltges nd urrents of the so-lled single se type. n emf of suh type n e esily generted y rotting single loop of ondutor (or single winding),
More informationy1 y2 DEMUX a b x1 x2 x3 x4 NETWORK s1 s2 z1 z2
BOOLEAN METHODS Giovnni De Miheli Stnford University Boolen methods Exploit Boolen properties. { Don't re onditions. Minimiztion of the lol funtions. Slower lgorithms, etter qulity results. Externl don't
More informationFachgebiet Rechnersysteme1. 1. Boolean Algebra. 1. Boolean Algebra. Verification Technology. Content. 1.1 Boolean algebra basics (recap)
. Boolen Alger Fchgeiet Rechnersysteme. Boolen Alger Veriiction Technology Content. Boolen lger sics (recp).2 Resoning out Boolen expressions . Boolen Alger 2 The prolem o logic veriiction: Show tht two
More informationLinear Algebra Introduction
Introdution Wht is Liner Alger out? Liner Alger is rnh of mthemtis whih emerged yers k nd ws one of the pioneer rnhes of mthemtis Though, initilly it strted with solving of the simple liner eqution x +
More informationGraph States EPIT Mehdi Mhalla (Calgary, Canada) Simon Perdrix (Grenoble, France)
Grph Sttes EPIT 2005 Mehdi Mhll (Clgry, Cnd) Simon Perdrix (Grenole, Frne) simon.perdrix@img.fr Grph Stte: Introdution A grph-sed representtion of the entnglement of some (lrge) quntum stte. Verties: quits
More informationNondeterministic Automata vs Deterministic Automata
Nondeterministi Automt vs Deterministi Automt We lerned tht NFA is onvenient model for showing the reltionships mong regulr grmmrs, FA, nd regulr expressions, nd designing them. However, we know tht n
More informationConvert the NFA into DFA
Convert the NF into F For ech NF we cn find F ccepting the sme lnguge. The numer of sttes of the F could e exponentil in the numer of sttes of the NF, ut in prctice this worst cse occurs rrely. lgorithm:
More informationFast Boolean Algebra
Fst Boolen Alger ELEC 267 notes with the overurden removed A fst wy to lern enough to get the prel done honorly Printed; 3//5 Slide Modified; Jnury 3, 25 John Knight Digitl Circuits p. Fst Boolen Alger
More informationDiscrete Structures, Test 2 Monday, March 28, 2016 SOLUTIONS, VERSION α
Disrete Strutures, Test 2 Mondy, Mrh 28, 2016 SOLUTIONS, VERSION α α 1. (18 pts) Short nswer. Put your nswer in the ox. No prtil redit. () Consider the reltion R on {,,, d with mtrix digrph of R.. Drw
More informationInstructions. An 8.5 x 11 Cheat Sheet may also be used as an aid for this test. MUST be original handwriting.
ID: B CSE 2021 Computer Orgniztion Midterm Test (Fll 2009) Instrutions This is losed ook, 80 minutes exm. The MIPS referene sheet my e used s n id for this test. An 8.5 x 11 Chet Sheet my lso e used s
More informationMetodologie di progetto HW Technology Mapping. Last update: 19/03/09
Metodologie di progetto HW Tehnology Mpping Lst updte: 19/03/09 Tehnology Mpping 2 Tehnology Mpping Exmple: t 1 = + b; t 2 = d + e; t 3 = b + d; t 4 = t 1 t 2 + fg; t 5 = t 4 h + t 2 t 3 ; F = t 5 ; t
More informationExercise 3 Logic Control
Exerise 3 Logi Control OBJECTIVE The ojetive of this exerise is giving n introdution to pplition of Logi Control System (LCS). Tody, LCS is implemented through Progrmmle Logi Controller (PLC) whih is lled
More informationChapter 4 State-Space Planning
Leture slides for Automted Plnning: Theory nd Prtie Chpter 4 Stte-Spe Plnning Dn S. Nu CMSC 722, AI Plnning University of Mrylnd, Spring 2008 1 Motivtion Nerly ll plnning proedures re serh proedures Different
More informationI1 = I2 I1 = I2 + I3 I1 + I2 = I3 + I4 I 3
2 The Prllel Circuit Electric Circuits: Figure 2- elow show ttery nd multiple resistors rrnged in prllel. Ech resistor receives portion of the current from the ttery sed on its resistnce. The split is
More informationPAIR OF LINEAR EQUATIONS IN TWO VARIABLES
PAIR OF LINEAR EQUATIONS IN TWO VARIABLES. Two liner equtions in the sme two vriles re lled pir of liner equtions in two vriles. The most generl form of pir of liner equtions is x + y + 0 x + y + 0 where,,,,,,
More information1 PYTHAGORAS THEOREM 1. Given a right angled triangle, the square of the hypotenuse is equal to the sum of the squares of the other two sides.
1 PYTHAGORAS THEOREM 1 1 Pythgors Theorem In this setion we will present geometri proof of the fmous theorem of Pythgors. Given right ngled tringle, the squre of the hypotenuse is equl to the sum of the
More informationProject 6: Minigoals Towards Simplifying and Rewriting Expressions
MAT 51 Wldis Projet 6: Minigols Towrds Simplifying nd Rewriting Expressions The distriutive property nd like terms You hve proly lerned in previous lsses out dding like terms ut one prolem with the wy
More informationCS12N: The Coming Revolution in Computer Architecture Laboratory 2 Preparation
CS2N: The Coming Revolution in Computer Architecture Lortory 2 Preprtion Ojectives:. Understnd the principle of sttic CMOS gte circuits 2. Build simple logic gtes from MOS trnsistors 3. Evlute these gtes
More informationNON-DETERMINISTIC FSA
Tw o types of non-determinism: NON-DETERMINISTIC FS () Multiple strt-sttes; strt-sttes S Q. The lnguge L(M) ={x:x tkes M from some strt-stte to some finl-stte nd ll of x is proessed}. The string x = is
More information6.3.2 Spectroscopy. N Goalby chemrevise.org 1 NO 2 H 3 CH3 C. NMR spectroscopy. Different types of NMR
6.. Spetrosopy NMR spetrosopy Different types of NMR NMR spetrosopy involves intertion of mterils with the lowenergy rdiowve region of the eletromgneti spetrum NMR spetrosopy is the sme tehnology s tht
More informationm2 m3 m1 (a) (b) (c) n2 n3
Outline LOGIC SYNTHESIS AND TWO-LEVEL LOGIC OPTIMIZATION Giovnni De Miheli Stnford University Overview of logi synthesis. Comintionl-logi design: { Bkground. { Two-level forms. Ext minimiztion. Covering
More informationTutorial Worksheet. 1. Find all solutions to the linear system by following the given steps. x + 2y + 3z = 2 2x + 3y + z = 4.
Mth 5 Tutoril Week 1 - Jnury 1 1 Nme Setion Tutoril Worksheet 1. Find ll solutions to the liner system by following the given steps x + y + z = x + y + z = 4. y + z = Step 1. Write down the rgumented mtrix
More informationAP Calculus BC Chapter 8: Integration Techniques, L Hopital s Rule and Improper Integrals
AP Clulus BC Chpter 8: Integrtion Tehniques, L Hopitl s Rule nd Improper Integrls 8. Bsi Integrtion Rules In this setion we will review vrious integrtion strtegies. Strtegies: I. Seprte the integrnd into
More informationCS 573 Automata Theory and Formal Languages
Non-determinism Automt Theory nd Forml Lnguges Professor Leslie Lnder Leture # 3 Septemer 6, 2 To hieve our gol, we need the onept of Non-deterministi Finite Automton with -moves (NFA) An NFA is tuple
More information378 Relations Solutions for Chapter 16. Section 16.1 Exercises. 3. Let A = {0,1,2,3,4,5}. Write out the relation R that expresses on A.
378 Reltions 16.7 Solutions for Chpter 16 Section 16.1 Exercises 1. Let A = {0,1,2,3,4,5}. Write out the reltion R tht expresses > on A. Then illustrte it with digrm. 2 1 R = { (5,4),(5,3),(5,2),(5,1),(5,0),(4,3),(4,2),(4,1),
More informationQUADRATIC EQUATION. Contents
QUADRATIC EQUATION Contents Topi Pge No. Theory 0-04 Exerise - 05-09 Exerise - 09-3 Exerise - 3 4-5 Exerise - 4 6 Answer Key 7-8 Syllus Qudrti equtions with rel oeffiients, reltions etween roots nd oeffiients,
More informationMinimal DFA. minimal DFA for L starting from any other
Miniml DFA Among the mny DFAs ccepting the sme regulr lnguge L, there is exctly one (up to renming of sttes) which hs the smllest possile numer of sttes. Moreover, it is possile to otin tht miniml DFA
More informationBoolean Algebra. Boolean Algebra
Boolen Alger Boolen Alger A Boolen lger is set B of vlues together with: - two inry opertions, commonly denoted y + nd, - unry opertion, usully denoted y ˉ or ~ or, - two elements usully clled zero nd
More informationCS311 Computational Structures Regular Languages and Regular Grammars. Lecture 6
CS311 Computtionl Strutures Regulr Lnguges nd Regulr Grmmrs Leture 6 1 Wht we know so fr: RLs re losed under produt, union nd * Every RL n e written s RE, nd every RE represents RL Every RL n e reognized
More information6.3.2 Spectroscopy. N Goalby chemrevise.org 1 NO 2 CH 3. CH 3 C a. NMR spectroscopy. Different types of NMR
6.. Spetrosopy NMR spetrosopy Different types of NMR NMR spetrosopy involves intertion of mterils with the lowenergy rdiowve region of the eletromgneti spetrum NMR spetrosopy is the sme tehnology s tht
More informationCS415 Compilers. Lexical Analysis and. These slides are based on slides copyrighted by Keith Cooper, Ken Kennedy & Linda Torczon at Rice University
CS415 Compilers Lexicl Anlysis nd These slides re sed on slides copyrighted y Keith Cooper, Ken Kennedy & Lind Torczon t Rice University First Progrmming Project Instruction Scheduling Project hs een posted
More informationIST 4 Information and Logic
IST 4 Informtion nd Logic T = tody x= hw#x out x= hw#x due mon tue wed thr 28 M1 oh 1 4 oh M1 11 oh oh 1 2 M2 18 oh oh 2 fri oh oh = office hours oh 25 oh M2 2 3 oh midterms oh Mx= MQx out 9 oh 3 T 4 oh
More informationHow do we solve these things, especially when they get complicated? How do we know when a system has a solution, and when is it unique?
XII. LINEAR ALGEBRA: SOLVING SYSTEMS OF EQUATIONS Tody we re going to tlk out solving systems of liner equtions. These re prolems tht give couple of equtions with couple of unknowns, like: 6= x + x 7=
More informationComparing the Pre-image and Image of a Dilation
hpter Summry Key Terms Postultes nd Theorems similr tringles (.1) inluded ngle (.2) inluded side (.2) geometri men (.) indiret mesurement (.6) ngle-ngle Similrity Theorem (.2) Side-Side-Side Similrity
More informationBisimulation, Games & Hennessy Milner logic
Bisimultion, Gmes & Hennessy Milner logi Leture 1 of Modelli Mtemtii dei Proessi Conorrenti Pweł Soboiński Univeristy of Southmpton, UK Bisimultion, Gmes & Hennessy Milner logi p.1/32 Clssil lnguge theory
More informationBehavior Composition in the Presence of Failure
Behvior Composition in the Presene of Filure Sestin Srdin RMIT University, Melourne, Austrli Fio Ptrizi & Giuseppe De Giomo Spienz Univ. Rom, Itly KR 08, Sept. 2008, Sydney Austrli Introdution There re
More informationSection 1.3 Triangles
Se 1.3 Tringles 21 Setion 1.3 Tringles LELING TRINGLE The line segments tht form tringle re lled the sides of the tringle. Eh pir of sides forms n ngle, lled n interior ngle, nd eh tringle hs three interior
More informationFirst Midterm Examination
24-25 Fll Semester First Midterm Exmintion ) Give the stte digrm of DFA tht recognizes the lnguge A over lphet Σ = {, } where A = {w w contins or } 2) The following DFA recognizes the lnguge B over lphet
More informationTechnische Universität München Winter term 2009/10 I7 Prof. J. Esparza / J. Křetínský / M. Luttenberger 11. Februar Solution
Tehnishe Universität Münhen Winter term 29/ I7 Prof. J. Esprz / J. Křetínský / M. Luttenerger. Ferur 2 Solution Automt nd Forml Lnguges Homework 2 Due 5..29. Exerise 2. Let A e the following finite utomton:
More informationCS 373, Spring Solutions to Mock midterm 1 (Based on first midterm in CS 273, Fall 2008.)
CS 373, Spring 29. Solutions to Mock midterm (sed on first midterm in CS 273, Fll 28.) Prolem : Short nswer (8 points) The nswers to these prolems should e short nd not complicted. () If n NF M ccepts
More informationLecture 6. Notes. Notes. Notes. Representations Z A B and A B R. BTE Electronics Fundamentals August Bern University of Applied Sciences
Lecture 6 epresenttions epresenttions TE52 - Electronics Fundmentls ugust 24 ern University of pplied ciences ev. c2d5c88 6. Integers () sign-nd-mgnitude representtion The set of integers contins the Nturl
More informationHybrid Systems Modeling, Analysis and Control
Hyrid Systems Modeling, Anlysis nd Control Rdu Grosu Vienn University of Tehnology Leture 5 Finite Automt s Liner Systems Oservility, Rehility nd More Miniml DFA re Not Miniml NFA (Arnold, Diky nd Nivt
More informationSolutions - Homework 1 (Due date: September 9:30 am) Presentation and clarity are very important!
ECE-238L: Computer Logi Design Fll 23 Solutions - Homework (Due dte: Septemer 2th @ 9:3 m) Presenttion nd lrity re very importnt! PROBLEM (5 PTS) ) Simpliy the ollowing untions using ONLY Boolen Alger
More informationELECTRICAL AND COMPUTER ENGINEERING DEPARTMENT, OAKLAND UNIVERSITY ECE-2700: Digital Logic Design Fall Notes - Unit 1
INTRODUTION TO LOGI IRUITS Notes - Unit 1 OOLEN LGER This is the oundtion or designing nd nlyzing digitl systems. It dels with the cse where vriles ssume only one o two vlues: TRUE (usully represented
More information12.4 Similarity in Right Triangles
Nme lss Dte 12.4 Similrit in Right Tringles Essentil Question: How does the ltitude to the hpotenuse of right tringle help ou use similr right tringles to solve prolems? Eplore Identifing Similrit in Right
More informationA Differential Approach to Inference in Bayesian Networks
Dierentil pproh to Inerene in Byesin Networks esented y Ynn Shen shenyn@mi.pitt.edu Outline Introdution Oeriew o lgorithms or inerene in Byesin networks (BN) oposed new pproh How to represent BN s multi-rite
More information(Lec 4) Binary Decision Diagrams: Manipulation
(Le 4) Binry Deision Digrms: Mnipultion Wht you know Bsi BDD t struture DAG representtion How vrile orering + reution = nonil A few immeite pplitions eg, trivil tutology heking Wht you on t know Algorithms
More informationCS 491G Combinatorial Optimization Lecture Notes
CS 491G Comintoril Optimiztion Leture Notes Dvi Owen July 30, August 1 1 Mthings Figure 1: two possile mthings in simple grph. Definition 1 Given grph G = V, E, mthing is olletion of eges M suh tht e i,
More informationThings to Memorize: A Partial List. January 27, 2017
Things to Memorize: A Prtil List Jnury 27, 2017 Chpter 2 Vectors - Bsic Fcts A vector hs mgnitude (lso clled size/length/norm) nd direction. It does not hve fixed position, so the sme vector cn e moved
More informationNumbers and indices. 1.1 Fractions. GCSE C Example 1. Handy hint. Key point
GCSE C Emple 7 Work out 9 Give your nswer in its simplest form Numers n inies Reiprote mens invert or turn upsie own The reiprol of is 9 9 Mke sure you only invert the frtion you re iviing y 7 You multiply
More information(a) A partition P of [a, b] is a finite subset of [a, b] containing a and b. If Q is another partition and P Q, then Q is a refinement of P.
Chpter 7: The Riemnn Integrl When the derivtive is introdued, it is not hrd to see tht the it of the differene quotient should be equl to the slope of the tngent line, or when the horizontl xis is time
More information( ) { } [ ] { } [ ) { } ( ] { }
Mth 65 Prelulus Review Properties of Inequlities 1. > nd > >. > + > +. > nd > 0 > 4. > nd < 0 < Asolute Vlue, if 0, if < 0 Properties of Asolute Vlue > 0 1. < < > or
More informationDATABASE DESIGN I - 1DL300
DATABASE DESIGN I - DL300 Fll 00 An introductory course on dtse systems http://www.it.uu.se/edu/course/homepge/dstekn/ht0/ Mnivskn Sesn Uppsl Dtse Lortory Deprtment of Informtion Technology, Uppsl University,
More informationCS 310 (sec 20) - Winter Final Exam (solutions) SOLUTIONS
CS 310 (sec 20) - Winter 2003 - Finl Exm (solutions) SOLUTIONS 1. (Logic) Use truth tles to prove the following logicl equivlences: () p q (p p) (q q) () p q (p q) (p q) () p q p q p p q q (q q) (p p)
More informationarxiv: v1 [math.gr] 11 Jan 2019
The Generlized Dehn Property does not imply liner isoperimetri inequlity Owen Bker nd Timothy Riley rxiv:1901.03767v1 [mth.gr] 11 Jn 2019 Jnury 15, 2019 Astrt The Dehn property for omplex is tht every
More informationFirst Midterm Examination
Çnky University Deprtment of Computer Engineering 203-204 Fll Semester First Midterm Exmintion ) Design DFA for ll strings over the lphet Σ = {,, c} in which there is no, no nd no cc. 2) Wht lnguge does
More informationEFFICIENT SYMBOLIC COMPUTATION FOR WORD-LEVEL ABSTRACTION FROM COMBINATIONAL CIRCUITS FOR VERIFICATION OVER FINITE FIELDS
EXTENDED VERSION OF THE PAPER ACCEPTED TO APPEAR IN IEEE TRANS ON CAD, PAPER ACCEPTANCE OCTOBER 2015 1 EFFICIENT SYMBOLIC COMPUTATION FOR WORD-LEVEL ABSTRACTION FROM COMBINATIONAL CIRCUITS FOR VERIFICATION
More informationAVL Trees. D Oisín Kidney. August 2, 2018
AVL Trees D Oisín Kidne August 2, 2018 Astrt This is verified implementtion of AVL trees in Agd, tking ides primril from Conor MBride s pper How to Keep Your Neighours in Order [2] nd the Agd stndrd lirr
More informationA Study on the Properties of Rational Triangles
Interntionl Journl of Mthemtis Reserh. ISSN 0976-5840 Volume 6, Numer (04), pp. 8-9 Interntionl Reserh Pulition House http://www.irphouse.om Study on the Properties of Rtionl Tringles M. Q. lm, M.R. Hssn
More informations the set of onsequenes. Skeptil onsequenes re more roust in the sense tht they hold in ll possile relities desried y defult theory. All its desirle p
Skeptil Rtionl Extensions Artur Mikitiuk nd Miros lw Truszzynski University of Kentuky, Deprtment of Computer Siene, Lexington, KY 40506{0046, frtur mirekg@s.engr.uky.edu Astrt. In this pper we propose
More informationexpression simply by forming an OR of the ANDs of all input variables for which the output is
2.4 Logic Minimiztion nd Krnugh Mps As we found ove, given truth tle, it is lwys possile to write down correct logic expression simply y forming n OR of the ANDs of ll input vriles for which the output
More informationSystem Validation (IN4387) November 2, 2012, 14:00-17:00
System Vlidtion (IN4387) Novemer 2, 2012, 14:00-17:00 Importnt Notes. The exmintion omprises 5 question in 4 pges. Give omplete explntion nd do not onfine yourself to giving the finl nswer. Good luk! Exerise
More informationAutomatic Synthesis of New Behaviors from a Library of Available Behaviors
Automti Synthesis of New Behviors from Lirry of Aville Behviors Giuseppe De Giomo Università di Rom L Spienz, Rom, Itly degiomo@dis.unirom1.it Sestin Srdin RMIT University, Melourne, Austrli ssrdin@s.rmit.edu.u
More informationReview of Gaussian Quadrature method
Review of Gussin Qudrture method Nsser M. Asi Spring 006 compiled on Sundy Decemer 1, 017 t 09:1 PM 1 The prolem To find numericl vlue for the integrl of rel vlued function of rel vrile over specific rnge
More informationAlgorithm Design and Analysis
Algorithm Design nd Anlysis LECTURE 8 Mx. lteness ont d Optiml Ching Adm Smith 9/12/2008 A. Smith; sed on slides y E. Demine, C. Leiserson, S. Rskhodnikov, K. Wyne Sheduling to Minimizing Lteness Minimizing
More informationDynamic Template Matching with Mixed-polarity Toffoli Gates
Dynmi Templte Mthing with Mixed-polrity Toffoli Gtes Md Mzder Rhmn 1, Mthis Soeken 2,3, nd Gerhrd W. Duek 1 1 Fulty of Computer Siene, University of New Brunswik, Cnd 2 Deprtment of Mthemtis nd Computer
More informationDiscrete Structures Lecture 11
Introdution Good morning. In this setion we study funtions. A funtion is mpping from one set to nother set or, perhps, from one set to itself. We study the properties of funtions. A mpping my not e funtion.
More informationSection 4.4. Green s Theorem
The Clulus of Funtions of Severl Vriles Setion 4.4 Green s Theorem Green s theorem is n exmple from fmily of theorems whih onnet line integrls (nd their higher-dimensionl nlogues) with the definite integrls
More informationSOLUTIONS TO ASSIGNMENT NO The given nonrecursive signal processing structure is shown as
SOLUTIONS TO ASSIGNMENT NO.1 3. The given nonreursive signl proessing struture is shown s X 1 1 2 3 4 5 Y 1 2 3 4 5 X 2 There re two ritil pths, one from X 1 to Y nd the other from X 2 to Y. The itertion
More informationA Functorial Query Language
A Funtoril Query Lnguge Ryn Wisnesky, Dvid Spivk Deprtment of Mthemtis Msshusetts Institute of Tehnology {wisnesky, dspivk}@mth.mit.edu Presented t Boston Hskell April 16, 2014 Outline Introdution to FQL.
More informationCARLETON UNIVERSITY. 1.0 Problems and Most Solutions, Sect B, 2005
RLETON UNIVERSIT eprtment of Eletronis ELE 2607 Swithing iruits erury 28, 05; 0 pm.0 Prolems n Most Solutions, Set, 2005 Jn. 2, #8 n #0; Simplify, Prove Prolem. #8 Simplify + + + Reue to four letters (literls).
More informationSection 6.1 Definite Integral
Section 6.1 Definite Integrl Suppose we wnt to find the re of region tht is not so nicely shped. For exmple, consider the function shown elow. The re elow the curve nd ove the x xis cnnot e determined
More information1B40 Practical Skills
B40 Prcticl Skills Comining uncertinties from severl quntities error propgtion We usully encounter situtions where the result of n experiment is given in terms of two (or more) quntities. We then need
More information22: Union Find. CS 473u - Algorithms - Spring April 14, We want to maintain a collection of sets, under the operations of:
22: Union Fin CS 473u - Algorithms - Spring 2005 April 14, 2005 1 Union-Fin We wnt to mintin olletion of sets, uner the opertions of: 1. MkeSet(x) - rete set tht ontins the single element x. 2. Fin(x)
More informationELECTRICAL AND COMPUTER ENGINEERING DEPARTMENT, OAKLAND UNIVERSITY ECE-378: Computer Hardware Design Winter Notes - Unit 1
ELETRIL ND OMPUTER ENGINEERING DEPRTMENT, OKLND UNIVERSIT EE-78: omputer Hrdwre Design Winter 016 INTRODUTION TO LOGI IRUITS Notes - Unit 1 OOLEN LGER This is the oundtion or designing nd nlyzing digitl
More informationTIME AND STATE IN DISTRIBUTED SYSTEMS
Distriuted Systems Fö 5-1 Distriuted Systems Fö 5-2 TIME ND STTE IN DISTRIUTED SYSTEMS 1. Time in Distriuted Systems Time in Distriuted Systems euse eh mhine in distriuted system hs its own lok there is
More informationQUADRATIC EQUATION EXERCISE - 01 CHECK YOUR GRASP
QUADRATIC EQUATION EXERCISE - 0 CHECK YOUR GRASP. Sine sum of oeffiients 0. Hint : It's one root is nd other root is 8 nd 5 5. tn other root 9. q 4p 0 q p q p, q 4 p,,, 4 Hene 7 vlues of (p, q) 7 equtions
More informationCounting Paths Between Vertices. Isomorphism of Graphs. Isomorphism of Graphs. Isomorphism of Graphs. Isomorphism of Graphs. Isomorphism of Graphs
Isomorphism of Grphs Definition The simple grphs G 1 = (V 1, E 1 ) n G = (V, E ) re isomorphi if there is ijetion (n oneto-one n onto funtion) f from V 1 to V with the property tht n re jent in G 1 if
More informationAlgorithm Design and Analysis
Algorithm Design nd Anlysis LECTURE 5 Supplement Greedy Algorithms Cont d Minimizing lteness Ching (NOT overed in leture) Adm Smith 9/8/10 A. Smith; sed on slides y E. Demine, C. Leiserson, S. Rskhodnikov,
More informationComputing all-terminal reliability of stochastic networks with Binary Decision Diagrams
Computing ll-terminl reliility of stohsti networks with Binry Deision Digrms Gry Hry 1, Corinne Luet 1, n Nikolos Limnios 2 1 LRIA, FRE 2733, 5 rue u Moulin Neuf 80000 AMIENS emil:(orinne.luet, gry.hry)@u-pirie.fr
More informationLogical Algebra 1. By Vern Crisler Copyright 2000; 2013
Logil Alger 1 By Vern Crisler Copyright 2000; 2013 1. Introdution 2. Addition in Logil Alger 3. Bsi Rules for Logil Alger 4. Exerises: Solve Using the Rules 5. Sommers & Term Logi 6. Logil Arithmeti &
More informationMatrices SCHOOL OF ENGINEERING & BUILT ENVIRONMENT. Mathematics (c) 1. Definition of a Matrix
tries Definition of tri mtri is regulr rry of numers enlosed inside rkets SCHOOL OF ENGINEERING & UIL ENVIRONEN Emple he following re ll mtries: ), ) 9, themtis ), d) tries Definition of tri Size of tri
More informationResources. Introduction: Binding. Resource Types. Resource Sharing. The type of a resource denotes its ability to perform different operations
Introduction: Binding Prt of 4-lecture introduction Scheduling Resource inding Are nd performnce estimtion Control unit synthesis This lecture covers Resources nd resource types Resource shring nd inding
More informationFault Modeling. EE5375 ADD II Prof. MacDonald
Fult Modeling EE5375 ADD II Prof. McDonld Stuck At Fult Models l Modeling of physicl defects (fults) simplify to logicl fult l stuck high or low represents mny physicl defects esy to simulte technology
More information