Integrated Circuit Design ELCT 701 (Winter 2017) Lecture 2: Resistive Load Inverter


 Emil Dixon
 2 years ago
 Views:
Transcription
1 1 Integrated Circuit Design ELCT 701 (Winter 017) Lecture : Resistive Load Inverter Assistant Professor Office: C
2 Digital Inverters Introduction
3 3 Digital Inverter: Introduction A Fundamental logic gate that performs invert Boolean operation Single input logic gate Logic 1 and 0 are represented by node voltages referring to ground potential According to Positive logic convention : Logic 1 is V DD (Highest Supply Voltage) and logic 0 is gnd (0V)
4 4 Digital Inverter: Introduction The relation between the output and input voltages of the inverter is given by: DC Voltage Transfer Characteristics VTC Ideal Inverter VTC Input Voltage [V] Input Logic Output Logic Output Voltage [V] 0 V in < V th 0 1 V DD V th <V in V DD V th = V DD Note: V th is the inverter threshold Voltage
5 5 Digital Inverter: Introduction Actual inverter VTC deviates from the Ideal characteristics No abrupt change between logic 1 and 0 How can we evaluate the performance of the inverter? There are five parameters that defines the inverter s VTC Parameter V OH V OL V IL V IH V th Definition Maximum output Voltage when the output level is logic 1 Maximum output Voltage when the output level is logic 0 Maximum input Voltage that can be considered as logic 0 Minimum input Voltage that can be considered as logic 1 The inverter threshold voltage
6 6 Digital Inverter: Introduction How to calculate the VTC parameters: V OH : by putting the minimum allowed voltage in the circuit as the input voltage to the inverter and calculating the output voltage V OL : by putting the input voltage of the inverter as V OH and calculating the output voltage V IL & V IH is the smallest and largest Input voltages that satisfies respectively the following equation: dv out dv in = 1 V th : is the intersection between VTC & the equation: V out =V in
7 7 Digital Inverter: Introduction Notes: Any input voltage between lowest Supply and V IL is considered logic input 0 Any input voltage between V IH and highest supply is considered logic input 1 Any output voltage between the lowest supply in the circuit and V OL is considered logic output 0 Any output voltage between V OH and the highest supply in the circuit is considered logic output 1 The logic levels aren t represented by a quantized voltage values but rather by a range
8 8 Digital Inverter: Introduction Notes (Cont.): The ability of the inverter to interpret logic 0 and 1 over a wide range is a plus (Close to ideal inverter VTC) The circuit functionality is not affected significantly by noise signals (high robustness) A transition region is defined between V IL and V IH, the input signal logic is undefined (V IL <V in <V IH ) Noise Margin defines the tolerance of the circuit How much the circuit is immune to noise signals? NM H = V OH V IH NM L = V IL V OL
9 9 Digital Inverter: Introduction Notes (Cont.): The shaded area indicates the valid voltage levels of the input and output voltages that won t affect the circuit functionality V IL and V IH is at the points where the slope is 1, why?? V out = f(v in ) In case of noise added to the input: Applying Taylor Series: If the derivative term is more than 1 the output due to the noise will be more than the original signal! V out = f(v in + V noise ) V out = f V in + dv out dv in V noise + higher order negligible terms
10 10 Resistive Load Inverter Circuit Structure and DC Analysis
11 11 Resistive Load Inverter: introduction Generalized Circuit Structure: Enhancement NMOS transistor is the inverter driver Transistor A twoterminal load is used to connect the driver transistor to the voltage supply C out represents the loading effect of the next gates connected at the output node (neglected in Static VTC analysis) Driver NMOS Bulk (Substrate) is connected to its Source (V SB =0,Constant V T ) V in = V GS I L = I D V out = V DS
12 1 Linear ResistanceLoad Inverter Enhancement NMOS transistor is the inverter driver Transistor A Resistive load is used to connect the driver transistor to the voltage supply Note: the driver transistor s threshold voltage is given by: V T = V To + γ F + V SB F At Zero substrate bias, the transistor s threshold voltage is constant V SB = 0 V T = V To Where: V To is the Zero substrate bias threshold voltage, ᵞ is the substratebias coefficient and ᶲ F is the substrate Fermi Potential V in = V GS I R = I D V out = V DS
13 13 Linear ResistanceLoad Inverter Driver Enhancement NMOS transistor modes of operation Input Voltage Range NMOS mode Drain Current V CutOFF in < V To I D = 0 V To V in V out + V To V in V out + V To Saturation Linear I D = K n V GS V To I D = K n V GS V To V DS V DS V in = V GS V out = V DS I R = I D
14 14 Linear ResistanceLoad Inverter 1. Calculation of V OH : Assuming that V in Cutoff is low, M is in V in = V GS < V To I D = I R = 0 V out = V DD I R R L = V OH V OH = V DD
15 15 Linear ResistanceLoad Inverter. Calculation of V OL : Assuming that V in =V OH, M is in Linear mode and V out is low V in = V OH = V DD V out = V OL V in = V DD > V To V in > V out + V To I D = K n V DD V To V OL V OL = I R = V DD V OL R L V OL V DD V To + 1 V K n R OL + = 0 L K n R L A quadratic equation with two solutions, However 0 < V OL < V DD V OL = V DD V To + 1 V K n R DD V To + 1 L K n R L V DD K n R L
16 16 Linear ResistanceLoad Inverter 3. Calculation of V IL : Assuming that V in >V OL, M is in Saturation mode and V out is high V in > V To V in < V out + V To I D = I R = K n V in V To = V DD V out R L Calculate the derivative of the current w.r.t. V in K n V in V To = 1 dv out R L dv in To get V IL we will Substitute with: V in = V IL dv out dv in = 1 V IL = V To + 1 K n R L
17 17 Linear ResistanceLoad Inverter 4. Calculation of V IH : Assuming that V in <V OH, M is in Linear mode and V out is low ( < V OL ) V in > V To V in > V out + V To I D = I R = K n V in V To V out V out = V DD V out R L Calculate the derivative of the current w.r.t. V in K n V in V To dv out dv in + V out V out dv out dv in To get V IH we will Substitute with: V in = V IH dv out dv in = 1 = 1 R L dv out dv in V IH = V To 1 K n R L + V out
18 18 Linear ResistanceLoad Inverter 4. Calculation of V IH : (Cont.) To get V IH we have to find V out at V IH using the drain current equation K n V IH V To V out V out = V DD V out R L K n 1 K n R L + V out V out V out = V DD V out R L V DD V out = 3 K n R L Then V IH is given by: V IH = V To 1 K n R L + V out V IH = V To 1 K n R L V DD K n R L
19 19 Linear ResistanceLoad Inverter 5. Calculation of V th : Assume that V in =V out V GS = V DS Thus M is in Saturation I D = I R = K n V in V To = V DD V out R L K n V th V To = V DD V th R L Derive V th Assignment
20 0 Linear ResistanceLoad Inverter Summary: V OH = V DD V OL = V DD V To + 1 V K n R DD V To + 1 L K n R L V DD K n R L V IH = V To 1 K n R L + 8 V DD 3 K n R L V IL = V To + 1 K n R L Note that the term K n R L affects the VTC of the inverter significantly The designer use the aspect ratio W/L and the load value to determine the VTC
21 1 Linear ResistanceLoad Inverter Power Dissipation: Static power dissipation is given by the current drawn from the supply during steady state P DC = V DD I DC Assuming that the output voltage level is 50% of the time logic 0 and the other 50% logic 1 P DC,avg. = V DD I = 0 + I = 1 For the resistive load inverter I in = 0 is 0A, thus the avg. power is given by: P DC,avg. = V DD V DD V OL R L
22 Linear ResistanceLoad Inverter Notes on Power Dissipation: Increasing R L improves the VTC and the power consumption (lower power) However increasing R L means larger area which is a major drawback for IC design We can maintain the same K n R L product by increasing W/L, however still a few kω load will consume large area.
23 3 NMOSLoad Inverters Circuit Structure and Static Characteristics
24 4 Enhancement NMOS Load Type 1: Inverter Enhancement NMOS transistor is the inverter driver Transistor Enhancement NMOS transistor is the inverter load Driver Bulk (Substrate) is connected to its Source (V SB =0,Constant V T ) For Selfbiased load V GD,load =0, the load is always in saturation It suffers from low V OH V OH = V DD V T,load
25 5 Enhancement NMOS Load Type : Inverter Enhancement NMOS transistor is the inverter driver Transistor Enhancement NMOS transistor is the inverter load Driver Bulk (Substrate) is connected to its Source (V SB =0,Constant V T ) The gate of the load is connected to another supply V G,load =V GG, the load is always in linear We have two supply lines V OH = V DD
26 6 Depletion NMOS Load Inverter General Circuit Structure: Enhancement NMOS transistor is the inverter driver Transistor depletion NMOS transistor is the inverter load Driver NMOS Bulk (Substrate) is connected to its Source (V SB,driver =0,Constant V To,driver ) Depl. NMOS Bulk (Substrate) is not connected to its Source (V T,load is not constant) The load V GS,load =0, the load is always ON (negative V T )
27 7 Depletion NMOS Load Inverter NMOS transistors modes of operation for Depl. Load inverter Input Voltage Range Driver NMOS mode Depletion NMOS mode V in = V OL V in = V IL CutOFF Saturation Linear Linear V in = V IH V in = V OH Linear Linear Saturation Saturation V in = V th Saturation Saturation V in = V GS,driver V out = V DS,driver I D,load = I D,driver
28 8 Depletion NMOS Load Inverter 1. Calculation of V OH : Assuming that V in is low, driver is in Cutoff and load is in linear mode V in = V GS,driver < V To,driver I D,driver = I D,load = 0 V GS,load = 0 V DS,load = V DD V OH I D,load = K n,load V T,load V DD V OH V DD V OH ) = 0 V DD V OH = 0 V OH = V DD
29 9 Depletion NMOS Load Inverter. Calculation of V OL : Assuming that V in =V OH, driver is in Linear mode and load is sat. V out is low Vin = V OH = V DD V out = V OL V in = V GS,driver > V To,driver V GS,driver > V OL + V To,driver V GS,load = 0 < V DD V OL + V T,load I D,driver = K n,driver V DD V To,driver V OL V OL = I D,load = K n,load V T,load V OL V DD V To,driver V OL + K n,load V K T,load = 0 n,driver A quadratic equation with two solutions, However 0 < V OL < V DD V OL = V DD V To,driver K n,load V DD V To,driver V K T,load n,driver
30 30 Depletion NMOS Load Inverter. Calculation of V OL : (Cont.) Note: V T,load is not constant, it is a function in V SB,load =V OL V OL = V DD V To,driver K n,load V DD V To,driver V K T,load n,driver V T,load V OL = V To,load + γ F + V OL F Thus to get V OL, we must solve the two equations together
31 31 Depletion NMOS Load Inverter 3. Calculation of V IL : Assuming that V in >V OL, driver is in Saturation mode and load is in linear V out is high V in = V GS,driver > V To,driver V in < V out + V To,driver V GS,load = 0 > V DD V out + V T,load K n,driver V in V To,driver = K n,load V T,load V DD V out V DD V out Calculate the derivative of the current w.r.t. V in K n,driver V in V To,driver = K n,load V T,load dv out dv in + V DD V out dv T,load dv in V DD V out dv out dv in To get V IL we will Substitute with: V in = V IL dv out dv in = 1 Negligible term
32 3 Depletion NMOS Load Inverter 3. Calculation of V IL : (Cont.) To get V IL we will Substitute with: K n,driver V in V To,driver = K n,load V T,load dv out dv in + V DD V out dv T,load dv in V DD V out dv out dv in K n,driver V IL V To,driver = K n,load V T,load V DD V out Negligible term V IL = V To,driver + K n,load K n,driver V T,load + V out V DD We have to get V V in =V IL to solve the equation The threshold voltage of the load is also variable
33 33 Depletion NMOS Load Inverter 4. Calculation of V IH : Assuming that V in <V OH, driver is in Linear mode and load is in sat. (V out is low ( < V OL )) K n,driver V in V To,driver V out V out = K n,load V T,load Calculate the derivative of the current w.r.t. V in K n,driver V in V To,driver dv out dv in + V out V out dv out dv in = K n,load V T,load dv T,load dv out dv out dv in To get V IH we will Substitute with: V in = V IH dv out dv in = 1 V IH = V To,driver + K n,load dv T,load V K T,load + V n,driver dv out out
34 34 Depletion NMOS Load Inverter 4. Calculation of V IH : (Cont.) We have to calculate V V IH to get the exact expression of V IH V IH = V To,driver + K n,load dv T,load V K T,load + V n,driver dv out out K n,driver V IH V To,driver V out V out = K n,load V T,load
35 35 Depletion NMOS Load Inverter 5. Calculation of V th : Assume that V in =V out V GS,driver = V DS,driver = V th Thus driver and load are in Saturation K n,driver V in V To = K n,load V T,load Derive V th (Homework)
36 36 Depletion NMOS Load Inverter Note that: K R the ratio between the load to the driver aspect ration affects the VTC of the inverter significantly K R = K n,load K n,driver
37 37 Depletion NMOS Load Inverter Power Dissipation: Assuming that the output voltage level is 50% of the time logic 0 and the other 50% logic 1 P DC,avg. = V DD I = 0 + I = 1 For the depl. load inverter I in = 1 is calculated while the load is in saturation P DC,avg. = V DD K n,load V T,load
ESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 8: February 9, 016 MOS Inverter: Static Characteristics Lecture Outline! Voltage Transfer Characteristic (VTC) " Static Discipline Noise Margins!
More informationCMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)
CMPEN 411 VLSI Digital Circuits Lecture 04: CMOS Inverter (static view) Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN
More informationCMOS Inverter (static view)
Review: Design Abstraction Levels SYSTEM CMOS Inverter (static view) + MODULE GATE [Adapted from Chapter 5. 5.3 CIRCUIT of G DEVICE Rabaey s Digital Integrated Circuits,, J. Rabaey et al.] S D Review:
More informationTHE INVERTER. Inverter
THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)
More informationENGR890 Digital VLSI Design Fall Lecture 4: CMOS Inverter (static view)
ENGR89 Digital VLSI Design Fall 5 Lecture 4: CMOS Inverter (static view) [Adapted from Chapter 5 of Digital Integrated Circuits, 3, J. Rabaey et al.] [Also borrowed from Vijay Narayanan and Mary Jane Irwin]
More informationECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter
ECE 438: Digital Integrated Circuits Assignment #4 The Inverter Text: Chapter 5, Digital Integrated Circuits 2 nd Ed, Rabaey 1) Consider the CMOS inverter circuit in Figure P1 with the following parameters.
More informationECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor NChannel MOSFET Built on ptype
More informationVLSI Design and Simulation
VLSI Design and Simulation CMOS Inverters Topics Inverter VTC Noise Margin Static Load Inverters CMOS Inverter FirstOrder DC Analysis R p V OL = 0 V OH = R n =0 = CMOS Inverter: Transient Response R p
More informationCMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance
CMOS INVERTER Last Lecture Metrics for qualifying digital circuits»cost» Reliability» Speed (delay)»performance 1 Today s lecture The CMOS inverter at a glance An MOS transistor model for manual analysis
More informationMOSFET and CMOS Gate. Copy Right by Wentai Liu
MOSFET and CMOS Gate CMOS Inverter DC Analysis  Voltage Transfer Curve (VTC) Find (1) (2) (3) (4) (5) (6) V OH min, V V OL min, V V IH min, V V IL min, V OHmax OLmax IHmax ILmax NM L = V ILmax V OL max
More informationDC and Transient Responses (i.e. delay) (some comments on power too!)
DC and Transient Responses (i.e. delay) (some comments on power too!) Michael Niemier (Some slides based on lecture notes by David Harris) 1 Lecture 02  CMOS Transistor Theory & the Effects of Scaling
More informationToday s lecture. EE141 Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model
 Spring 003 Lecture 4 Design Rules CMOS Inverter MOS Transistor Model Today s lecture Design Rules The CMOS inverter at a glance An MOS transistor model for manual analysis Important! Labs start next
More informationEEE 421 VLSI Circuits
EEE 421 CMOS Properties Full railtorail swing high noise margins» Logic levels not dependent upon the relative device sizes transistors can be minimum size ratioless Always a path to V dd or GND in steady
More informationEE5311 Digital IC Design
EE5311 Digital IC Design Module 3  The Inverter Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai September 6, 2017 Janakiraman, IITM
More informationEEC 116 Lecture #3: CMOS Inverters MOS Scaling. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 116 Lecture #3: CMOS Inverters MOS Scaling Rajeevan Amirtharajah University of California, Davis Jeff Parhurst Intel Corporation Outline Review: Inverter Transfer Characteristics Lecture 3: Noise Margins,
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationDigital Integrated Circuits
Chapter 6 The CMOS Inverter 1 Contents Introduction (MOST models) 0, 1 st, 2 nd order The CMOS inverter : The static behavior: o DC transfer characteristics, o Shortcircuit current The CMOS inverter :
More informationMiscellaneous Lecture topics. Mary Jane Irwin [Adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.]
Miscellaneous Lecture topics Mary Jane Irwin [dapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.] MOS Switches MOS transistors can be viewed as simple switches. In an NSwitch, the
More informationLecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS
Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS Outline NMOS inverter with resistor pullup The inverter NMOS inverter with currentsource pullup Complementary MOS (CMOS) inverter Static analysis
More informationCMOS Technology for Computer Architects
CMOS Technology for Computer Architects Recap Technology Trends Lecture 2: Transistor Inverter Iakovos Mavroidis Giorgos Passas Manolis Katevenis FORTHICS (University of Crete) 1 2 Recap Threshold Voltage
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 12 The CMOS Inverter: static behavior guntzel@inf.ufsc.br
More informationLecture 12 Circuits numériques (II)
Lecture 12 Circuits numériques (II) Circuits inverseurs MOS Outline NMOS inverter with resistor pullup The inverter NMOS inverter with currentsource pullup Complementary MOS (CMOS) inverter Static analysis
More informationEE5311 Digital IC Design
EE5311 Digital IC Design Module 3  The Inverter Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai September 3, 2018 Janakiraman, IITM
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationImportant! EE141 Fall 2002 Lecture 5. CMOS Inverter MOS Transistor Model
 Fall 00 Lecture 5 CMO Inverter MO Transistor Model Important! Lab 3 this week You must show up in one of the lab sessions this week If you don t show up you will be dropped from the class» Unless you
More informationCPE/EE 427, CPE 527 VLSI Design I L06: CMOS Inverter, CMOS Logic Gates. Course Administration. CMOS Inverter: A First Look
CPE/EE 47, CPE 57 VLSI esign I L6: CMOS Inverter, CMOS Logic Gates epartment of Electrical and Computer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka )
More informationObjective and Outline. Acknowledgement. Objective: Power Components. Outline: 1) Acknowledgements. Section 4: Power Components
Objective: Power Components Outline: 1) Acknowledgements 2) Objective and Outline 1 Acknowledgement This lecture note has been obtained from similar courses all over the world. I wish to thank all the
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal IV Characteristics 3. Nonideal IV Effects 4. CV Characteristics 5. DC Transfer Characteristics 6. Switchlevel RC Delay Models MOS
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NORgate C = NOT (A or B)
1 Introduction to TransistorLevel Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed
More informationECE 342 Solid State Devices & Circuits 4. CMOS
ECE 34 Solid State Devices & Circuits 4. CMOS Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 34 Jose Schutt Aine 1 Digital Circuits V IH : Input
More informationCMOS Inverter: CPE/EE 427, CPE 527 VLSI Design I L06: CMOS Inverter, CMOS Logic Gates. Course Administration. CMOS Properties.
CMOS Inverter: Steady State Response CPE/EE 47, CPE 57 VLSI esign I L6: CMOS Inverter, CMOS Logic Gates R p V OL = V OH = V M = f(r n, R p ) epartment of Electrical and Computer Engineering University
More informationESE 570 MOS INVERTERS STATIC (DC Steady State) CHARACTERISTICS. Kenneth R. Laker, University of Pennsylvania, updated 12Feb15
ESE 570 MOS INVERTERS STATIC (DC Steady State) CHARACTERISTICS 1 VDD Vout Vin Ideal VTC Logic 0 = 0 V Logic 1 = VDD 0 2 VOH VDD VOL 0 o.c. Cout For DC steadystate Cout is open circuit. VDD 0 VDD VOL VT0n
More informationECE 342 Electronic Circuits. Lecture 35 CMOS Delay Model
ECE 34 Electronic Circuits Lecture 35 CMOS Delay Model Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 34 Jose Schutt Aine 1 Digital Circuits V IH : Input
More information5.0 CMOS Inverter. W.Kucewicz VLSICirciuit Design 1
5.0 CMOS Inverter W.Kucewicz VLSICirciuit Design 1 Properties Switching Threshold Dynamic Behaviour Capacitance Propagation Delay nmos/pmos Ratio Power Consumption Contents W.Kucewicz VLSICirciuit Design
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 15: March 15, 2018 Euler Paths, Energy Basics and Optimization Midterm! Midterm " Mean: 89.7 " Standard Dev: 8.12 2 Lecture Outline! Euler
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationEE 434 Lecture 33. Logic Design
EE 434 Lecture 33 Logic Design Review from last time: Ask the inverter how it will interpret logic levels V IN V OUT V H =? V L =? V LARGE V H V L V H Review from last time: The twoinverter loop X Y X
More informationPower Dissipation. Where Does Power Go in CMOS?
Power Dissipation [Adapted from Chapter 5 of Digital Integrated Circuits, 2003, J. Rabaey et al.] Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit
More informationLecture 11 VTCs and Delay. No lab today, Mon., Tues. Labs restart next week. Midterm #1 Tues. Oct. 7 th, 6:308:00pm in 105 Northgate
EE4Fall 2008 Digital Integrated Circuits Lecture VTCs and Delay Lecture # Announcements No lab today, Mon., Tues. Labs restart next week Midterm # Tues. Oct. 7 th, 6:308:00pm in 05 Northgate Exam is
More informationL2: Combinational Logic Design (Construction and Boolean Algebra)
L2: Combinational Logic Design (Construction and Boolean Algebra) Acknowledgements: Lecture material adapted from Chapter 2 of R. Katz, G. Borriello, Contemporary Logic Design (second edition), Pearson
More informationName: Answers. Grade: Q1 Q2 Q3 Q4 Q5 Total. ESE370 Fall 2015
University of Pennsylvania Department of Electrical and System Engineering CircuitLevel Modeling, Design, and Optimization for Digital Systems ESE370, Fall 2015 Midterm 1 Monday, September 28 5 problems
More informationEE141Microelettronica. CMOS Logic
Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit
More informationCPE100: Digital Logic Design I
Professor Brendan Morris, SEB 3216, brendan.morris@unlv.edu CPE100: Digital Logic Design I Midterm01 Review http://www.ee.unlv.edu/~b1morris/cpe100/ 2 Logistics Thursday Oct. 5 th In normal lecture (13:0014:15)
More informationLecture 5: DC & Transient Response
Lecture 5: DC & Transient Response Outline q Pass Transistors q DC Response q Logic Levels and Noise Margins q Transient Response q RC Delay Models q Delay Estimation 2 Activity 1) If the width of a transistor
More informationECE 497 JS Lecture  12 Device Technologies
ECE 497 JS Lecture  12 Device Technologies Spring 2004 Jose E. SchuttAine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More informationCMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 07: Pass Transistor Logic
CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 07: Pass Transistor Logic [dapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey,. Chandrakasan,. Nikolic] Sp11 CMPEN 411
More informationMidterm. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. Pass Transistor Logic. Restore Output.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 16: March 21, 2017 Transmission Gates, Euler Paths, Energy Basics Review Midterm! Midterm " Mean: 79.5 " Standard Dev: 14.5 2 Lecture Outline!
More informationThe CMOS Inverter: A First Glance
The CMOS Inverter: A First Glance V DD S D V in V out C L D S CMOS Inverter N Well V DD V DD PMOS 2λ PMOS Contacts In Out In Out Metal 1 NMOS Polysilicon NMOS GND CMOS Inverter: Steady State Response V
More informationDC & Transient Responses
ECEN454 Digital Integrated Circuit Design DC & Transient Responses ECEN 454 DC Response DC Response: vs. for a gate Ex: Inverter When = > = When = > = In between, depends on transistor size and current
More informationEEC 116 Lecture #5: CMOS Logic. Rajeevan Amirtharajah Bevan Baas University of California, Davis Jeff Parkhurst Intel Corporation
EEC 116 Lecture #5: CMOS Logic Rajeevan mirtharajah Bevan Baas University of California, Davis Jeff Parkhurst Intel Corporation nnouncements Quiz 1 today! Lab 2 reports due this week Lab 3 this week HW
More informationEE 560 MOS INVERTERS: STATIC CHARACTERISTICS. Kenneth R. Laker, University of Pennsylvania
1 EE 560 MOS INVETES: STTIC CHCTEISTICS Kenneth. aker, University of Pennsylvania IDE INVETE VOTGE TNSFE CHTEISTIC (VTC) B = 0 1 B 1 0 ogic 1 output ogic 0 output / Kenneth. aker, University of Pennsylvania
More informationDigital Microelectronic Circuits ( ) The CMOS Inverter. Lecture 4: Presented by: Adam Teman
Digital Microelectronic Circuits (3611301 ) Presented by: Adam Teman Lecture 4: The CMOS Inverter 1 Last Lectures Moore s Law Terminology» Static Properties» Dynamic Properties» Power The MOSFET Transistor»
More informationEECS 141: FALL 05 MIDTERM 1
University of California College of Engineering Department of Electrical Engineering and Computer Sciences D. Markovic TuTh 111:3 Thursday, October 6, 6:38:pm EECS 141: FALL 5 MIDTERM 1 NAME Last SOLUTION
More informationLecture 13  Digital Circuits (II) MOS Inverter Circuits. March 20, 2003
6.012 Microelectronic Devices and Circuits Spring 2003 Lecture 131 Lecture 13 Digital Circuits (II) MOS Inverter Circuits March 20, 2003 Contents: 1. NMOS inverter with resistor pullup (cont.) 2. NMOS
More informationChapter 13 SmallSignal Modeling and Linear Amplification
Chapter 13 SmallSignal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 131 Chapter Goals Understanding of concepts related to: Transistors
More informationDigital Integrated Circuits Designing Combinational Logic Circuits. Fuyuzhuo
Digital Integrated Circuits Designing Combinational Logic Circuits Fuyuzhuo Introduction Digital IC Dynamic Logic Introduction Digital IC EE141 2 Dynamic logic outline Dynamic logic principle Dynamic logic
More informationSwitching circuits: basics and switching speed
ECE137B notes; copyright 2018 Switching circuits: basics and switching speed Mark Rodwell, University of California, Santa Barbara Amplifiers vs. switching circuits Some transistor circuit might have V
More informationProperties of CMOS Gates Snapshot
MOS logic 1 Properties of MOS Gates Snapshot High noise margins: V OH and V OL are at V DD and GND, respectively. No static power consumption: There never exists a direct path between V DD and V SS (GND)
More informationEE 466/586 VLSI Design. Partha Pande School of EECS Washington State University
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 8 Power Dissipation in CMOS Gates Power in CMOS gates Dynamic Power Capacitance switching Crowbar
More informationDigital Integrated Circuits A Design Perspective
Digital Integrated Circuits Design Perspective Designing Combinational Logic Circuits Fuyuzhuo School of Microelectronics,SJTU Introduction Digital IC Dynamic Logic Introduction Digital IC 2 EE141 Dynamic
More informationEE 330 Lecture 36. Digital Circuits. Transfer Characteristics of the Inverter Pair One device sizing strategy Multipleinput gates
EE 330 Lecture 36 Digital Circuits Transfer Characteristics of the Inverter Pair One device sizing strategy Multipleinput gates Review from Last Time The basic logic gates It suffices to characterize
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I curve (SquareLaw Model)
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 16 CMOS Combinational Circuits  2 guntzel@inf.ufsc.br
More informationMOS Inverters. Digital Electronics  INEL Prof. Manuel Jiménez. With contributions by: Rafael A. Arce Nazario
MOS Inverters igital Electronics  INE 407 Prof. Manuel Jiménez With contributions by: Rafael A. Arce Nazario Objectives: Introduce MOS Inverter Styles Resistor oad Enhancement oad Saturated / ear epletion
More informationAnnouncements. EE141 Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power
 Fall 2002 Lecture 7 MOS Capacitances Inverter Delay Power Announcements Wednesday 123pm lab cancelled Lab 4 this week Homework 2 due today at 5pm Homework 3 posted tonight Today s lecture MOS capacitances
More information2007 Fall: Electronic Circuits 2 CHAPTER 10. DeogKyoon Jeong School of Electrical Engineering
007 Fall: Electronic Circuits CHAPTER 10 Digital CMOS Logic Circuits DeogKyoon Jeong dkjeong@snu.ac.kr k School of Electrical Engineering Seoul lnational luniversity it Introduction In this chapter, we
More informationChapter 4 FieldEffect Transistors
Chapter 4 FieldEffect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 41 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationMOS Transistor IV Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor IV Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationLecture 13 MOSFET as an amplifier with an introduction to MOSFET smallsignal model and smallsignal schematics. Lena Peterson
Lecture 13 MOSFET as an amplifier with an introduction to MOSFET smallsignal model and smallsignal schematics Lena Peterson 20151013 Outline (1) Why is the CMOS inverter gain not infinite? Largesignal
More informationEEC 118 Lecture #5: CMOS Inverter AC Characteristics. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 8 Lecture #5: CMOS Inverter AC Characteristics Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Acknowledgments Slides due to Rajit Manohar from ECE 547 Advanced
More informationCHAPTER 15 CMOS DIGITAL LOGIC CIRCUITS
CHAPTER 5 CMOS DIGITAL LOGIC CIRCUITS Chapter Outline 5. CMOS Logic Gate Circuits 5. Digital Logic Inverters 5.3 The CMOS Inverter 5.4 Dynamic Operation of the CMOS Inverter 5.5 Transistor Sizing 5.6 Power
More informationThe Physical Structure (NMOS)
The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 Transistor Resistance Two
More informationCOMBINATIONAL LOGIC. Combinational Logic
COMINTIONL LOGIC Overview Static CMOS Conventional Static CMOS Logic Ratioed Logic Pass Transistor/Transmission Gate Logic Dynamic CMOS Logic Domino npcmos Combinational vs. Sequential Logic In Logic
More informationThe CMOS Inverter: A First Glance
The CMOS Inverter: A First Glance V DD V in V out C L CMOS Properties Full railtorail swing Symmetrical VTC Propagation delay function of load capacitance and resistance of transistors No static power
More informationEEC 118 Lecture #6: CMOS Logic. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #6: CMOS Logic Rajeevan mirtharajah University of California, Davis Jeff Parkhurst Intel Corporation nnouncements Quiz 1 today! Lab 2 reports due this week Lab 3 this week HW 3 due this
More informationCHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN. Hà Nội, 9/24/2012
1 CHAPTER 3: TRANSISTOR MOSFET DR. PHAM NGUYEN THANH LOAN Hà Nội, 9/24/2012 Chapter 3: MOSFET 2 Introduction Classifications JFET DFET (Depletion MOS) MOSFET (Enhancement EFET) DC biasing Small signal
More informationLecture 14  Digital Circuits (III) CMOS. April 1, 2003
6.12  Microelectronic Devices and Circuits  Spring 23 Lecture 141 Lecture 14  Digital Circuits (III) CMOS April 1, 23 Contents: 1. Complementary MOS (CMOS) inverter: introduction 2. CMOS inverter:
More informationL2: Combinational Logic Design (Construction and Boolean Algebra)
L2: Combinational Logic Design (Construction and oolean lgebra) cknowledgements: Lecture material adapted from Chapter 2 of R. Katz, G. orriello, Contemporary Logic Design (second edition), Pearson Education,
More informationand V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )
ECE 4420 Spring 2005 Page 1 FINAL EXAMINATION NAME SCORE /100 Problem 1O 2 3 4 5 6 7 Sum Points INSTRUCTIONS: This exam is closed book. You are permitted four sheets of notes (three of which are your sheets
More informationPassTransistor Logic
all 26 Digital tegrated ircuits nnouncements No new homework this week roject phase one due on Monday Midterm 2 next Thursday Review session on Tuesday Lecture 8 Logic Dynamic Logic EE4 EE4 2 lass Material
More informationEE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR
EE 23 Lecture 3 THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR Quiz 3 Determine I X. Assume W=u, L=2u, V T =V, uc OX =  4 A/V 2, λ= And the number is? 3 8 5 2? 6 4 9 7 Quiz 3
More informationEE5780 Advanced VLSI CAD
EE5780 Advanced VLSI CAD Lecture 4 DC and Transient Responses, Circuit Delays Zhuo Feng 4.1 Outline Pass Transistors DC Response Logic Levels and Noise Margins Transient Response RC Delay Models Delay
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationHightoLow Propagation Delay t PHL
HightoLow Propagation Delay t PHL V IN switches instantly from low to high. Driver transistor (nchannel) immediately switches from cutoff to saturation; the pchannel pullup switches from triode to
More informationLecture 4: DC & Transient Response
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response David Harris Harvey Mudd College Spring 004 Outline DC Response Logic Levels and Noise Margins Transient Response Delay Estimation Slide
More informationStatic CMOS Circuits. Example 1
Static CMOS Circuits Conventional (ratioless) static CMOS Covered so far Ratioed logic (depletion load, pseudo nmos) Pass transistor logic ECE 261 Krish Chakrabarty 1 Example 1 module mux(input s, d0,
More informationEEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring
More informationTopic 4. The CMOS Inverter
Topic 4 The CMOS Inverter Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ Email: p.cheung@ic.ac.uk Topic 41 Noise in Digital Integrated
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More informationLecture 6: DC & Transient Response
Lecture 6: DC & Transient Response Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline Pass Transistors DC Response Logic Levels and Noise Margins
More informationP. R. Nelson 1 ECE418  VLSI. Midterm Exam. Solutions
P. R. Nelson 1 ECE418  VLSI Midterm Exam Solutions 1. (8 points) Draw the crosssection view for AA. The crosssection view is as shown below.. ( points) Can you tell which of the metal1 regions is the
More informationEECS 141 F01 Lecture 17
EECS 4 F0 Lecture 7 With major inputs/improvements From MaryJane Irwin (Penn State) Dynamic CMOS In static circuits at every point in time (except when switching) the output is connected to either GND
More informationEE115C Digital Electronic Circuits Homework #3
Electrical Engineering Department Spring 1 EE115C Digital Electronic Circuits Homework #3 Due Thursday, April, 6pm @ 56147E EIV Solution Problem 1 VTC and Inverter Analysis Figure 1a shows a standard
More informationStep 1. Finding V M. Goal: Þnd V M = input voltage for the output = V M both transistors are saturated at V IN = V M since
Step 1. Finding V M Goal: Þnd V M = input voltage for the output = V M both transistors are saturated at V IN = V M since V DSn = V M  0 > V M  V Tn V SDp = V DD  V M = (V DD  V M ) V Tp Equate drain
More informationDigital Integrated Circuits A Design Perspective
igital Integrated Circuits esign Perspective esigning Combinational Logic Circuits 1 Combinational vs. Sequential Logic In Combinational Logic Circuit Out In Combinational Logic Circuit Out State Combinational
More informationECE321 Electronics I
ECE31 Electronics Lecture 1: CMOS nverter: Noise Margin & Delay Model Payman ZarkeshHa Office: ECE Bldg. 30B Office hours: Tuesday :003:00PM or by appointment Email: payman@ece.unm.edu Slide: 1 CMOS
More information3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti
Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +
More informationLecture 6 Power Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010
EE4800 CMOS Digital IC Design & Analysis Lecture 6 Power Zhuo Feng 6.1 Outline Power and Energy Dynamic Power Static Power 6.2 Power and Energy Power is drawn from a voltage source attached to the V DD
More information