CHARACTERIZATION OF DEEP REACTIVE ION ETCHING (DRIE) PROCESS FOR ELECTRICAL THROUGH-WAFER INTERCONNECTS FOR PIEZORESISTIVE INERTIAL SENSORS
|
|
- Phyllis Owen
- 5 years ago
- Views:
Transcription
1 CHARACTERIZATION OF DEEP REACTIVE ION ETCHING (DRIE) PROCESS FOR ELECTRICAL THROUGH-WAFER INTERCONNECTS FOR PIEZORESISTIVE INERTIAL SENSORS Maria Suggs, Physics Major, Southern Polytechnic State University P.I.: Prof. Beth Pruitt, Mentors: Alvin Barlian & Nahid Harjee Dept. of Mechanical Engineering, Stanford University Summer 2007
2 MOTIVATION: PROBLEM: Currently, metal interconnects of piezoresistive inertial sensors are exposed to harsh environments (liquid) SOLUTION: Place metal on the unexposed side of the device s chip. This method requires etching through the wafer. Electrical Through Wafer Interconnects from Chow, 2001
3 PROCEDURE: Optimize the existing recipe on STS-HRM (Surface Technology Systems) Based on the results develop a reliable method to etch through wafer
4 ETCH PROCESS AND GOALS Bosch Method Etch SF 6 (chemical and physical process) and Dep C 4 F 8 (to protect the side walls) Anisotropic etching, straight walls (90 < with photoresist) No grass Small scallops
5 ETCH PROCESS AND GOALS Bosch Method Etch SF 6 (chemical and physical process) and Dep C 4 F 8 (to protect the side walls) Anisotropic etching, straight walls (90 < with photoresist) No grass Small scallops
6 ETCH PROCESS AND GOALS Bosch Method Etch SF 6 (chemical and physical process) and Dep C 4 F 8 (to protect the side walls) Anisotropic etching, straight walls (90 < with photoresist) No grass Small scallops
7 ETCH PROCESS AND GOALS Bosch Method Etch SF 6 (chemical and physical process) and Dep C 4 F 8 (to protect the side walls) Anisotropic etching, straight walls (90 < with photoresist) No grass Small scallops
8 STS-HRM: Surface Technology Systems Bosch Method
9 SI WAFER PROCESS silicon photoresist SUPPLY ROOM SVGCOAT KARLSUSS 4 Silicon Wafer Thickness: ~500 microns Spin 3 microns of positive photoresist (SPR220-3) Expose (and pattern) using a mask with 15% etch area SVGDEVELOP Develop the resist (and hard bake for 30 minutes in 110C oven) STS-HRM: Surface Technology Systems Etch the wafer using a recipe based on the Smooth Shallow Template SEM: Scanning electron microscope Examine the samples and take manual measurements
10 REPRESENTATIVE SEM IMAGES Optimized Recipe SF 6 was maximized No grass Straight wall Negligible scallops
11 SI WAFER RECIPE RESULTS Etch Response Etch Rate (micron/min) Platen Power (W) Etch Cycle Time (sec) Etch Response Etch Rate (micron/min) Gate Position (%) [inv. press] etch cycle 3 time (s)
12 THROUGH WAFER ETCHING STS-HRM Challenge: Thermal Conductivity He release and photoresist (PR mask) 40 mt Wafer Platen P (50W) RF Coil P (2500 W) (1500 W) Polymer Bonding 10um He 10 T Chuck (Al) Bonding resist 2um Oxide 0.5um Backing wafer PR mask Coolant at 0 C 20 C
13 POLYMER BONDING PROCESS Place wafers on 90 C hot plate for 7 min Test the bond with the vacuum for 5 min STS-HRM: Smooth Shallow Template Coil P (1500 W) Separate wafers by soaking in Acetone for 1 hour
14 THROUGH WAFER RESULTS
15 CONCLUSION AND FUTURE WORK CONCLUSION Based on the optimization experiment in STS-HRM, reducing the thermal load by decreasing the source power was the key to bonded wafer through etching A wafer-to-wafer polymer bonding technique and a release method were developed for successful through wafer etching in the high rate STS-HRM machine. FUTURE WORK Explore other methods for through wafer (Aluminum as an etch stop) Work on setting up the interconnects through the etched wafer and test the device in harsh environments.
16 WHAT I LEARNED Trained in various equipment in the clean room such as SVGcoat, Karlsuss, STS-HRM, SEM, wetbenches, YesOven, SVGDev, Nanospec, etc Fabrication process in MEMS The experience of graduate work with students and professors How to conduct my own research
17 ACKNOWLEDGEMENTS I would like to thank the following people & institutions: Mike Deal and Maureen Baran Prof. Beth Pruitt, Alvin Barlian, Nahid Harjee, Ed Myers, Laura Robeck REU staff at SNF and NNIN National Science Foundation (NSF) Stanford Center for Integrated Systems (CIS) Lab members and staff Special thank you to Eric Perozziello Dr. Patrick & Dr. Pace
This presentation will describe my research here during SULI s summer 2012 program. My project was to fabricate nano-film capacitors.
This presentation will describe my research here during SULI s summer 2012 program. My project was to fabricate nano-film capacitors. I was given this project because the Linac Coherent Light Source s
More informationNNCI ETCH WORKSHOP - STANFORD NNCI PLASMA ETCH OVERVIEW. Usha Raghuram Stanford Nanofabrication Facility Stanford, CA May 24, 2016
NNCI ETCH WORKSHOP - STANFORD NNCI PLASMA ETCH OVERVIEW Usha Raghuram Stanford Nanofabrication Facility Stanford, CA May 24, 2016 NNCI AT STANFORD Four labs under NNCI Umbrella at Stanford SNSF Stanford
More informationEE C245 ME C218 Introduction to MEMS Design Fall 2007
EE C245 ME C218 Introduction to MEMS Design Fall 2007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture 11: Bulk
More informationEtching Capabilities at Harvard CNS. March 2008
Etching Capabilities at Harvard CNS March 2008 CNS: A shared use facility for the Harvard Community and New England CNS Provides technical support, equipment and staff. Explicitly multi-disciplinary w/
More informationEE 527 MICROFABRICATION. Lecture 25 Tai-Chang Chen University of Washington
EE 527 MICROFABRICATION Lecture 25 Tai-Chang Chen University of Washington ION MILLING SYSTEM Kaufmann source Use e-beam to strike plasma A magnetic field applied to increase ion density Drawback Low etch
More informationE SC 412 Nanotechnology: Materials, Infrastructure, and Safety Wook Jun Nam
E SC 412 Nanotechnology: Materials, Infrastructure, and Safety Wook Jun Nam Lecture 10 Outline 1. Wet Etching/Vapor Phase Etching 2. Dry Etching DC/RF Plasma Plasma Reactors Materials/Gases Etching Parameters
More informationRegents of the University of California
Deep Reactive-Ion Etching (DRIE) DRIE Issues: Etch Rate Variance The Bosch process: Inductively-coupled plasma Etch Rate: 1.5-4 μm/min Two main cycles in the etch: Etch cycle (5-15 s): SF 6 (SF x+ ) etches
More informationb. The displacement of the mass due to a constant acceleration a is x=
EE147/247A Final, Fall 2013 Page 1 /35 2 /55 NO CALCULATORS, CELL PHONES, or other electronics allowed. Show your work, and put final answers in the boxes provided. Use proper units in all answers. 1.
More informationTool- and pattern-dependent spatial variations in silicon deep reactive ion etching
Tool- and pattern-dependent spatial variations in silicon deep reactive ion etching Hayden Taylor Microsystems Technology Laboratories Massachusetts Institute of Technology 12 May 2006 Coping with spatial
More informationEtching Issues - Anisotropy. Dry Etching. Dry Etching Overview. Etching Issues - Selectivity
Etching Issues - Anisotropy Dry Etching Dr. Bruce K. Gale Fundamentals of Micromachining BIOEN 6421 EL EN 5221 and 6221 ME EN 5960 and 6960 Isotropic etchants etch at the same rate in every direction mask
More informationEE C245 ME C218 Introduction to MEMS Design Fall 2007
EE C245 ME C218 Introduction to MEMS Design Fall 2007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture 12: Mechanics
More informationIntroduction to Photolithography
http://www.ichaus.de/news/72 Introduction to Photolithography Photolithography The following slides present an outline of the process by which integrated circuits are made, of which photolithography is
More information1
Process methodologies for temporary thin wafer handling solutions By Justin Furse, Technology Strategist, Brewer Science, Inc. Use of temporary bonding/debonding as part of thin wafer handling processes
More informationINVESTIGATION OF A SPIN-ON DIELECTRIC AS AN INTERLAYER DIELECTRIC FOR THE MARVELL NANOFABRICATION LABORATORY CMOS210 BASELINE PROJECT
INVESTIGATION OF A SPIN-ON DIELECTRIC AS AN INTERLAYER DIELECTRIC FOR THE MARVELL NANOFABRICATION LABORATORY CMOS210 BASELINE PROJECT KEVIN CRABBE JULY, 31 ST 2014 2014 TRANSFER TO EXCELLENCE RESEARCH
More informationGold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications
Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications D. Tsoukalas, S. Kolliopoulou, P. Dimitrakis, P. Normand Institute of Microelectronics, NCSR Demokritos, Athens, Greece S. Paul,
More informationLecture 18: Microfluidic MEMS, Applications
MECH 466 Microelectromechanical Systems University of Victoria Dept. of Mechanical Engineering Lecture 18: Microfluidic MEMS, Applications 1 Overview Microfluidic Electrokinetic Flow Basic Microfluidic
More informationNano fabrication by e-beam lithographie
Introduction to nanooptics, Summer Term 2012, Abbe School of Photonics, FSU Jena, Prof. Thomas Pertsch Nano fabrication by e-beam lithographie Lecture 14 1 Electron Beam Lithography - EBL Introduction
More informationReactive Ion Etching (RIE)
Reactive Ion Etching (RIE) RF 13.56 ~ MHz plasma Parallel-Plate Reactor wafers Sputtering Plasma generates (1) Ions (2) Activated neutrals Enhance chemical reaction 1 2 Remote Plasma Reactors Plasma Sources
More informationCitation Bram Lips, Robert Puers, (2016), Three step deep reactive ion etch for high density trench etching Journal of Physics: Conference Series, 757, 012005. Archived version Author manuscript: the content
More informationIon Implantation. alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages:
Ion Implantation alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages: mass separation allows wide varies of dopants dose control: diffusion
More informationUNIT 3. By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun
UNIT 3 By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun 1 Syllabus Lithography: photolithography and pattern transfer, Optical and non optical lithography, electron,
More informationEE 143 MICROFABRICATION TECHNOLOGY FALL 2014 C. Nguyen PROBLEM SET #7. Due: Friday, Oct. 24, 2014, 8:00 a.m. in the EE 143 homework box near 140 Cory
Issued: Tuesday, Oct. 14, 2014 PROBLEM SET #7 Due: Friday, Oct. 24, 2014, 8:00 a.m. in the EE 143 homework box near 140 Cory Electroplating 1. Suppose you want to fabricate MEMS clamped-clamped beam structures
More informationSCME KIT OVERVIEW. Rainbow Wafer Kit
SCME KIT OVERVIEW Rainbow Wafer Kit Micro Nano Conference I - 2011 Objectives of Each Kit The SCME kits are designed to work both as a stand-alone activity as well as to support the materials introduced
More informationDQN Positive Photoresist
UNIVESITY OF CALIFONIA, BEKELEY BEKELEY DAVIS IVINE LOS ANGELES IVESIDE SAN DIEGO SAN FANCISCO SANTA BABAA SANTA CUZ DEPATMENT OF BIOENGINEEING 94720-1762 BioE 121 Midterm #1 Solutions BEKELEY, CALIFONIA
More informationLECTURE 5 SUMMARY OF KEY IDEAS
LECTURE 5 SUMMARY OF KEY IDEAS Etching is a processing step following lithography: it transfers a circuit image from the photoresist to materials form which devices are made or to hard masking or sacrificial
More informationCarrier Transport by Diffusion
Carrier Transport by Diffusion Holes diffuse ÒdownÓ the concentration gradient and carry a positive charge --> hole diffusion current has the opposite sign to the gradient in hole concentration dp/dx p(x)
More informationThe Stanford Nanofabrication Facility. Etch Area Overview. May 21, 2013
The Stanford Nanofabrication Facility Etch Area Overview May 21, 2013 High Density Plasma Systems Etcher Materials Etched Gases available Wafer Size Applied Materials P5000 MRIE ChA Applied Materials P5000
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction q Integrated circuits: many transistors on one chip q Very Large Scale Integration (VLSI): bucketloads! q Complementary Metal Oxide Semiconductor Fast, cheap, low power
More informationCURRENT STATUS OF NANOIMPRINT LITHOGRAPHY DEVELOPMENT IN CNMM
U.S. -KOREA Forums on Nanotechnology 1 CURRENT STATUS OF NANOIMPRINT LITHOGRAPHY DEVELOPMENT IN CNMM February 17 th 2005 Eung-Sug Lee,Jun-Ho Jeong Korea Institute of Machinery & Materials U.S. -KOREA Forums
More informationIIT Bombay joins India-CMS proposal
IIT Bombay joins India-CMS proposal Pradeep Sarin, Assistant Professor, Department of Physics, IIT Bombay Page 1 of 13 Overlap of research interests: IIT-B & BARC Physics: Studies of jet fragmentation
More informationTemporary Wafer Bonding - Key Technology for 3D-MEMS Integration
Temporary Wafer Bonding - Key Technology for 3D-MEMS Integration 2016-06-15, Chemnitz Chemnitz University of Technology Basic Research Fraunhofer ENAS System-Packaging (SP) Back-End of Line (BEOL) Applied
More informationETCHING Chapter 10. Mask. Photoresist
ETCHING Chapter 10 Mask Light Deposited Substrate Photoresist Etch mask deposition Photoresist application Exposure Development Etching Resist removal Etching of thin films and sometimes the silicon substrate
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Fall Exam 1
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 143 Fall 2008 Exam 1 Professor Ali Javey Answer Key Name: SID: 1337 Closed book. One sheet
More informationEtching: Basic Terminology
Lecture 7 Etching Etching: Basic Terminology Introduction : Etching of thin films and sometimes the silicon substrate are very common process steps. Usually selectivity, and directionality are the first
More informationChapter 3 : ULSI Manufacturing Technology - (c) Photolithography
Chapter 3 : ULSI Manufacturing Technology - (c) Photolithography 1 Reference 1. Semiconductor Manufacturing Technology : Michael Quirk and Julian Serda (2001) 2. - (2004) 3. Semiconductor Physics and Devices-
More informationA Novel Approach to the Layer Number-Controlled and Grain Size- Controlled Growth of High Quality Graphene for Nanoelectronics
Supporting Information A Novel Approach to the Layer Number-Controlled and Grain Size- Controlled Growth of High Quality Graphene for Nanoelectronics Tej B. Limbu 1,2, Jean C. Hernández 3, Frank Mendoza
More informationFree-Space MEMS Tunable Optical Filter in (110) Silicon
Free-Space MEMS Tunable Optical Filter in (110) Silicon Ariel Lipson & Eric M. Yeatman Optical & Semiconductor Group Outline Device - Optical Filter Optical analysis Fabrication Schematic Fabricated 2
More informationModeling of MEMS Fabrication Processes
Modeling of MEMS Fabrication Processes Prof. Duane Boning Microsystems Technology Laboratories Electrical Engineering and Computer Science Massachusetts Institute of Technology September 28, 2007 Spatial
More informationDry Etching Zheng Yang ERF 3017, MW 5:15-6:00 pm
Dry Etching Zheng Yang ERF 3017, email: yangzhen@uic.edu, MW 5:15-6:00 pm Page 1 Page 2 Dry Etching Why dry etching? - WE is limited to pattern sizes above 3mm - WE is isotropic causing underetching -
More informationEE C245 ME C218 Introduction to MEMS Design
EE C245 ME C218 Introduction to MEMS Design Fall 2007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture 21: Gyros
More informationSection 3: Etching. Jaeger Chapter 2 Reader
Section 3: Etching Jaeger Chapter 2 Reader Etch rate Etch Process - Figures of Merit Etch rate uniformity Selectivity Anisotropy d m Bias and anisotropy etching mask h f substrate d f d m substrate d f
More informationAdvances in Back-side Via Etching of SiC for GaN Device Applications
Advances in Back-side Via Etching of SiC for GaN Device Applications Anthony Barker, Kevin Riddell, Huma Ashraf & Dave Thomas SPTS Technologies, Ringland Way, Newport NP18 2TA, UK, dave.thomas@spts.com,
More informationLithography and Etching
Lithography and Etching Victor Ovchinnikov Chapters 8.1, 8.4, 9, 11 Previous lecture Microdevices Main processes: Thin film deposition Patterning (lithography) Doping Materials: Single crystal (monocrystal)
More informationMICROCHIP MANUFACTURING by S. Wolf
by S. Wolf Chapter 15 ALUMINUM THIN-FILMS and SPUTTER-DEPOSITION 2004 by LATTICE PRESS CHAPTER 15 - CONTENTS Aluminum Thin-Films Sputter-Deposition Process Steps Physics of Sputter-Deposition Magnetron-Sputtering
More informationCompetitive Advantages of Ontos7 Atmospheric Plasma
Competitive Advantages of Ontos7 Atmospheric Plasma Eric Schulte Matt Phillips Keith Cooper SETNA Proprietary 1 Advantages of Ontos7 Atmospheric Plasma Process over Vacuum RIE Plasma for Die/Wafer Surface
More informationFast Bonding of Substrates for the Formation of Microfluidic Channels at Room Temperature
Supplementary Material (ESI) for Lab on a Chip This journal is The Royal Society of Chemistry 2005 Supporting Information Fast Bonding of Substrates for the Formation of Microfluidic Channels at Room Temperature
More informationSUPPLEMENTARY FIGURES
SUPPLEMENTARY FIGURES a b c Supplementary Figure 1 Fabrication of the near-field radiative heat transfer device. a, Main fabrication steps for the bottom Si substrate. b, Main fabrication steps for the
More informationSURFACE TENSION POWERED SELF-ASSEMBLY OF 3D MOEMS DEVICES USING DRIE OF BONDED SILICON-ON-INSULATOR WAFERS INTRODUCTION
SURFACE TENSION POWERED SELF-ASSEMBLY OF 3D MOEMS DEVICES USING DRIE OF BONDED SILICON-ON-INSULATOR WAFERS R.R.A Syms, C. Gormley and S. Blackstone Dept. of Electrical and Electronic Engineering, Imperial
More informationIC Fabrication Technology
IC Fabrication Technology * History: 1958-59: J. Kilby, Texas Instruments and R. Noyce, Fairchild * Key Idea: batch fabrication of electronic circuits n entire circuit, say 10 7 transistors and 5 levels
More informationField effect = Induction of an electronic charge due to an electric field Example: Planar capacitor
JFETs AND MESFETs Introduction Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor Why would an FET made of a planar capacitor with two metal plates, as
More information4FNJDPOEVDUPS 'BCSJDBUJPO &UDI
2010.5.4 1 Major Fabrication Steps in CMOS Process Flow UV light oxygen Silicon dioxide Silicon substrate Oxidation (Field oxide) photoresist Photoresist Coating Mask exposed photoresist Mask-Wafer Exposed
More informationSimple piezoresistive accelerometer
Simple piezoresistive pressure sensor Simple piezoresistive accelerometer Simple capacitive accelerometer Cap wafer C(x)=C(x(a)) Cap wafer may be micromachined silicon, pyrex, Serves as over-range protection,
More information1. Narrative Overview Questions
Homework 4 Due Nov. 16, 010 Required Reading: Text and Lecture Slides on Downloadable from Course WEB site: http://courses.washington.edu/overney/nme498.html 1. Narrative Overview Questions Question 1
More informationEE C247B / ME C218 INTRODUCTION TO MEMS DESIGN SPRING 2016 C. NGUYEN PROBLEM SET #4
Issued: Wednesday, March 4, 2016 PROBLEM SET #4 Due: Monday, March 14, 2016, 8:00 a.m. in the EE C247B homework box near 125 Cory. 1. This problem considers bending of a simple cantilever and several methods
More informationPhotolithography 光刻 Part II: Photoresists
微纳光电子材料与器件工艺原理 Photolithography 光刻 Part II: Photoresists Xing Sheng 盛兴 Department of Electronic Engineering Tsinghua University xingsheng@tsinghua.edu.cn 1 Photolithography 光刻胶 负胶 正胶 4 Photolithography
More informationEE 527 MICROFABRICATION. Lecture 24 Tai-Chang Chen University of Washington
EE 527 MICROFABRICATION Lecture 24 Tai-Chang Chen University of Washington EDP ETCHING OF SILICON - 1 Ethylene Diamine Pyrocatechol Anisotropy: (100):(111) ~ 35:1 EDP is very corrosive, very carcinogenic,
More informationFoundations of MEMS. Chang Liu. McCormick School of Engineering and Applied Science Northwestern University. International Edition Contributions by
Foundations of MEMS Second Edition Chang Liu McCormick School of Engineering and Applied Science Northwestern University International Edition Contributions by Vaishali B. Mungurwadi B. V. Bhoomaraddi
More informationEnhanced Transmission by Periodic Hole. Arrays in Metal Films
Enhanced Transmission by Periodic Hole Arrays in Metal Films K. Milliman University of Florida July 30, 2008 Abstract Three different square periodic hole arrays were manufactured on a silver film in order
More informationSupplementary Information Our InGaN/GaN multiple quantum wells (MQWs) based one-dimensional (1D) grating structures
Polarized white light from hybrid organic/iii-nitrides grating structures M. Athanasiou, R. M. Smith, S. Ghataora and T. Wang* Department of Electronic and Electrical Engineering, University of Sheffield,
More informationTechniken der Oberflächenphysik (Techniques of Surface Physics)
Techniken der Oberflächenphysik (Techniques of Surface Physics) Prof. Yong Lei & Dr. Yang Xu (& Liying Liang) Fachgebiet 3D-Nanostrukturierung, Institut für Physik Contact: yong.lei@tu-ilmenau.de; yang.xu@tu-ilmenau.de;
More informationToo many answers to list.
ECE/ME 9 Spring 08, Prof. Feinerman, Test # solutions 5/6/08, Closed Book and Closed Notes Undergraduates x 8.5, σ 1.0, Graduates x 78.5, σ 1. Element Molecular weight, grams Atomic number Density, gm/cc
More informationSUPPLEMENTARY NOTES Supplementary Note 1: Fabrication of Scanning Thermal Microscopy Probes
SUPPLEMENTARY NOTES Supplementary Note 1: Fabrication of Scanning Thermal Microscopy Probes Fabrication of the scanning thermal microscopy (SThM) probes is summarized in Supplementary Fig. 1 and proceeds
More informationGENERAL ENGINEERING AND RESEARCH. Nano Capsule CMP Slurries: Enabling Localized Control of Chemical Exposure
GENERAL ENGINEERING AND RESEARCH National Science Foundation SBIR Phase II Nano Capsule CMP Slurries: Enabling Localized Control of Chemical Exposure Robin V. Ihnfeldt, Ph.D. July 11, 2016 Outline Introduction
More informationLaboratory instruction SENSOR DEVICES
Laboratory instruction SENSOR DEVICES Examination: It is compulsory to attend the laboratory work. A set of given questions should be answered and should be handed in by each lab group at the end of the
More information.Fritjaf Capra, The Tao of Physics
Probing inside the atom and investigating its structure, science transcended the limits of our sensory imagination. From this point on, it could no longer rely with absolute certainty on logic and common
More informationA Temporary Bonding and Debonding Technology for TSV Fabrication
A Temporary Bonding and Debonding Technology for TSV Fabrication Taku Kawauchi, Masatoshi Shiraishi, Satoshi Okawa, Masahiro Yamamoto Tokyo Electron Ltd, Japan Taku Kawauchi, Tokyo Electron Ltd./Slide
More informationSUPPLEMENTARY INFORMATION
In the format provided by the authors and unedited. DOI: 10.1038/NPHOTON.2016.254 Measurement of non-monotonic Casimir forces between silicon nanostructures Supplementary information L. Tang 1, M. Wang
More informationKavli Workshop for Journalists. June 13th, CNF Cleanroom Activities
Kavli Workshop for Journalists June 13th, 2007 CNF Cleanroom Activities Seeing nm-sized Objects with an SEM Lab experience: Scanning Electron Microscopy Equipment: Zeiss Supra 55VP Scanning electron microscopes
More informationNanofabrication Lab Process Development for High-k Dielectrics
Nanofabrication Lab Process Development for Highk Dielectrics Each lab group consists of 4 to 5 students. The dates of these Labs are: Lab 1 Date 14.02.2013 Time: 812 am Lab 2 Date 14.02.2013 Time: 15
More informationBrigham Young University. Infiltration of CNT-M Microstructures using CVD and ALD Presented by: Collin Brown, Jason Kyle Anderson
Infiltration of CNT-M Microstructures using CVD and ALD Presented by: Collin Brown, Jason Kyle Anderson October 31st, 2013 Acknowledgments Jason Kyle Anderson for his help in getting the system to work
More informationY. C. Lee. Micro-Scale Engineering I Microelectromechanical Systems (MEMS)
Micro-Scale Engineering I Microelectromechanical Systems (MEMS) Y. C. Lee Department of Mechanical Engineering University of Colorado Boulder, CO 80309-0427 leeyc@colorado.edu January 15, 2014 1 Contents
More informationDevice Fabrication: Etch
Device Fabrication: Etch 1 Objectives Upon finishing this course, you should able to: Familiar with etch terminology Compare wet and dry etch processes processing and list the main dry etch etchants Become
More informationDielectric constant measurement of P3HT, polystyrene, and polyethylene
Dielectric constant measurement of P3HT, polystyrene, and polyethylene Supervisor: prof. dr. J.C. Hummelen Daily supervisor: Jenny Douvogianni Name: Si Chen (s2660482) 1. Introduction Dielectric constant
More informationIntegrating MEMS Electro-Static Driven Micro-Probe and Laser Doppler Vibrometer for Non-Contact Vibration Mode SPM System Design
Tamkang Journal of Science and Engineering, Vol. 12, No. 4, pp. 399 407 (2009) 399 Integrating MEMS Electro-Static Driven Micro-Probe and Laser Doppler Vibrometer for Non-Contact Vibration Mode SPM System
More informationCharacteristics of Neutral Beam Generated by a Low Angle Reflection and Its Etch Characteristics by Halogen-Based Gases
Characteristics of Neutral Beam Generated by a Low Angle Reflection and Its Etch Characteristics by Halogen-Based Gases Geun-Young Yeom SungKyunKwan University Problems of Current Etch Technology Scaling
More informationMater. Res. Soc. Symp. Proc. Vol Materials Research Society
Mater. Res. Soc. Symp. Proc. Vol. 1258 2010 Materials Research Society 1258-Q14-02 Realization of silicon nanopillar arrays with controllable sidewall profiles by holography lithography and a novel single-step
More informationEECS C245 ME C218 Midterm Exam
University of California at Berkeley College of Engineering EECS C245 ME C218 Midterm Eam Fall 2003 Prof. Roger T. Howe October 15, 2003 Dr. Thara Srinivasan Guidelines Your name: SOLUTIONS Circle your
More informationOutline. 4 Mechanical Sensors Introduction General Mechanical properties Piezoresistivity Piezoresistive Sensors Capacitive sensors Applications
Sensor devices Outline 4 Mechanical Sensors Introduction General Mechanical properties Piezoresistivity Piezoresistive Sensors Capacitive sensors Applications Introduction Two Major classes of mechanical
More informationLaboratory instruction SENSOR DEVICES
Laboratory instruction SENSOR DEVICES Examination: It is compulsory to attend the laboratory work. A set of given questions should be answered and should be handed in by each lab group at the end of the
More informationESH Benign Processes for he Integration of Quantum Dots (QDs)
ESH Benign Processes for he Integration of Quantum Dots (QDs) PIs: Karen K. Gleason, Department of Chemical Engineering, MIT Graduate Students: Chia-Hua Lee: PhD Candidate, Department of Material Science
More informationChapter 2. The Well. Cross Sections Patterning Design Rules Resistance PN Junction Diffusion Capacitance. Baker Ch. 2 The Well. Introduction to VLSI
Chapter 2 The Well Cross Sections Patterning Design Rules Resistance PN Junction Diffusion Capacitance Joseph A. Elias, Ph.D. Adjunct Professor, University of Kentucky; Modeling MTS, Cypress Semiconductor
More informationIntroduction to Electron Beam Lithography
Introduction to Electron Beam Lithography Boštjan Berčič (bostjan.bercic@ijs.si), Jožef Štefan Institute, Jamova 39, 1000 Ljubljana, Slovenia 1. Introduction Electron Beam Lithography is a specialized
More informationLecture 8. Photoresists and Non-optical Lithography
Lecture 8 Photoresists and Non-optical Lithography Reading: Chapters 8 and 9 and notes derived from a HIGHLY recommended book by Chris Mack, Fundamental Principles of Optical Lithography. Any serious student
More informationThin Wafer Handling Debonding Mechanisms
Thin Wafer Handling Debonding Mechanisms Jonathan Jeauneau, Applications Manager Alvin Lee, Technology Strategist Dongshun Bai, Scientist, 3-D IC R&D Materials Outline Requirements of Thin Wafer Handling
More informationDielectric materials for Organic Thin-Film Transistors
Dielectric materials for Organic Thin-Film Transistors Arinola Awomolo University of Illinois Chicago Advisors: : Prof. Christos Takoudis, Prof. Greg Jursich Graduate Research Assistant: Lin Jiang Motorola
More informationTitle: ASML Stepper Semiconductor & Microsystems Fabrication Laboratory Revision: B Rev Date: 12/21/2010
Approved by: Process Engineer / / / / Equipment Engineer 1 SCOPE The purpose of this document is to detail the use of the ASML PAS 5500 Stepper. All users are expected to have read and understood this
More informationNanotechnology. Gavin Lawes Department of Physics and Astronomy
Nanotechnology Gavin Lawes Department of Physics and Astronomy Earth-Moon distance 4x10 8 m (courtesy NASA) Length scales (Part I) Person 2m Magnetic nanoparticle 5x10-9 m 10 10 m 10 5 m 1 m 10-5 m 10-10
More informationWet and Dry Etching. Theory
Wet and Dry Etching Theory 1. Introduction Etching techniques are commonly used in the fabrication processes of semiconductor devices to remove selected layers for the purposes of pattern transfer, wafer
More informationEE C245 ME C218 Introduction to MEMS Design Fall 2010
Lecture Outline EE C245 ME C28 Introduction to MEMS Design Fall 200 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720
More informationPlasma Processing in the Microelectronics Industry. Bert Ellingboe Plasma Research Laboratory
Plasma Processing in the Microelectronics Industry Bert Ellingboe Plasma Research Laboratory Outline What has changed in the last 12 years? What is the relavant plasma physics? Sheath formation Sheath
More informationToday s Presentation
Today s Presentation MEMS Comb Drive Actuator to Vary Tension & Compression of a Resonating Nano-Doubly Clamped Beam for High-Resolution & High Sensitivity Mass Detection Adam Hurst 1 John Regis 1 Chou
More informationChapter 8 Ion Implantation
Chapter 8 Ion Implantation 2006/5/23 1 Wafer Process Flow Materials IC Fab Metalization CMP Dielectric deposition Test Wafers Masks Thermal Processes Implant PR strip Etch PR strip Packaging Photolithography
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Ali Javey. Spring 2009.
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EE143 Professor Ali Javey Spring 2009 Exam 1 Name: SID: Closed book. One sheet of notes is allowed.
More informationChanging the Dopant Concentration. Diffusion Doping Ion Implantation
Changing the Dopant Concentration Diffusion Doping Ion Implantation Step 11 The photoresist is removed with solvent leaving a ridge of polysilicon (the transistor's gate), which rises above the silicon
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Chenming Hu.
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Spring 2009 Professor Chenming Hu Midterm I Name: Closed book. One sheet of notes is
More informationSupplementary Figure 1 Detailed illustration on the fabrication process of templatestripped
Supplementary Figure 1 Detailed illustration on the fabrication process of templatestripped gold substrate. (a) Spin coating of hydrogen silsesquioxane (HSQ) resist onto the silicon substrate with a thickness
More informationThin Wafer Handling Challenges and Emerging Solutions
1 Thin Wafer Handling Challenges and Emerging Solutions Dr. Shari Farrens, Mr. Pete Bisson, Mr. Sumant Sood and Mr. James Hermanowski SUSS MicroTec, 228 Suss Drive, Waterbury Center, VT 05655, USA 2 Thin
More informationSensors and Metrology. Outline
Sensors and Metrology A Survey 1 Outline General Issues & the SIA Roadmap Post-Process Sensing (SEM/AFM, placement) In-Process (or potential in-process) Sensors temperature (pyrometry, thermocouples, acoustic
More informationPattern Transfer- photolithography
Pattern Transfer- photolithography DUV : EUV : 13 nm 248 (KrF), 193 (ArF), 157 (F 2 )nm H line: 400 nm I line: 365 nm G line: 436 nm Wavelength (nm) High pressure Hg arc lamp emission Ref: Campbell: 7
More informationLecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen
Lecture 150 Basic IC Processes (10/10/01) Page 1501 LECTURE 150 BASIC IC PROCESSES (READING: TextSec. 2.2) INTRODUCTION Objective The objective of this presentation is: 1.) Introduce the fabrication of
More information