ECE260B CSE241A Winter Interconnects. Website:
|
|
- Abner Curtis
- 5 years ago
- Views:
Transcription
1 ECE260B CSE241A Winter 2004 Interconnects Website: ECE 260B CSE 241A Interconnects 1
2 Outline Interconnects Resistance Capacitance and Inductance Delay ECE 260B CSE 241A Interconnects 2
3 SEMATECH Prototype BEOL stack, 2000 Global (up to 5) Via Wire Passivation Dielectric Etch Stop Layer Dielectric Capping Layer Intermediate (up to 4) Copper Conductor with Barrier/Nucleation Layer Local (2) Pre Metal Dielectric Tungsten Contact Plug What are some implications of reverse-scaled global interconnects? ECE 260B CSE 241A Interconnects 3 Slide courtesy of Chris Case, BOC Edwards
4 Intel 130nm BEOL Stack Intel 6LM 130nm process with vias shown (connecting layers) Aspect ratio = thickness / minimum width ECE 260B CSE 241A Interconnects 4
5 Damascene and Dual-Damascene Process Damascene process named after the ancient Middle Eastern technique for inlaying metal in ceramic or wood for decoration Single Damascene Dual Damascene ILD Deposition Oxide Trench / Via Etch Oxide Trench Etch Metal Fill Metal Fill Metal CMP Metal CMP ECE 260B CSE 241A Interconnects 5
6 Cu Dual-Damascene Process Bulk copper removal Cu Damascene Process Barrier removal Polishing pad touches both up and down area after step height Different polish rates on different materials Dishing and erosion arise from different polish rates for copper and oxide Oxide erosion Copper dishing Oxide over-polish ECE 260B CSE 241A Interconnects 6
7 Area Fill & Metal Slot for Copper CMP Copper Oxide Area Fill Metal Slot Dishing can thin the wire or pad, causing higher-resistance wires or lower-reliability bond pads Erosion can also result in a sub-planar dip on the wafer surface, causing short-circuits between adjacent wires on next layer Oxide erosion and copper dishing can be controlled by area filling and metal slotting ECE 260B CSE 241A Interconnects 7
8 Evolution of Interconnect Modeling Needs Before 1990, wires were thick and wide while devices were big and slow Large wiring capacitances and device resistances Wiring resistance << device resistance Model wires as capacitances only In the 1990s, scaling (by scale factor S) led to smaller and faster devices and smaller, more resistive wires Reverse scaling of properties of wires RC models became necessary In the 2000s, frequencies are high enough that inductance has become a major component of total impedance ECE 260B CSE 241A Interconnects 8
9 Global Interconnect Delay ECE 260B CSE 241A Interconnects 9
10 Interconnect Statistics Local Interconnect S Local = S Technology S Global = S Die Global Interconnect What are some implications? ECE 260B CSE 241A Interconnects 10
11 Outline Interconnects Capacitance and Inductance Resistance Delay ECE 260B CSE 241A Interconnects 11
12 Capacitance: Parallel Plate Model ILD = interlevel dielectric L W T H ILD SiO 2 Substrate Bottom plate of cap can be another metal layer C int = e ox * (W*L / t ox ) ECE 260B CSE 241A Interconnects 12
13 Insulator Permittivities Huge effort to develop low-k dielectrics (e r < 4.0) for metal Reduces capacitance helps delay and power Materials have been identified, but process integration has been difficult at best ECE 260B CSE 241A Interconnects 13
14 Capacitance Values for Different Configurations Parallel-plate model substantially underestimates capacitance as line width drops below order of ILD height Why? ECE 260B CSE 241A Interconnects 14
15 Line Dimensions and Fringing Capacitance Lateral cap w S Line dimensions: W, S, T, H Sometimes H is called T in the literature, which can be confusing ECE 260B CSE 241A Interconnects 15
16 Interwire (Coupling) Capacitance Level2 Insulator Level1 SiO 2 Substrate Coupling effects among neighboring wires ECE 260B CSE 241A Interconnects 16
17 Interwire Capacitance Layer Poly M1 M2 M3 M4 M5 Capacitance (af/um) at minimum spacing Example: Two M3 lines run parallel to each other for 1mm. The capacitance between them is 85aF/um * 1000um = 85000aF = 85fF Interwire capacitance today reaches ~80% of total wire capacitance Past M1 Sub Present / Future M1 Sub ECE 260B CSE 241A Interconnects 17
18 Capacitance Estimation Empirical capacitance models are easiest and fastest Handle limited configurations (e.g., range of T/H ratio) Some limiting assumptions (e.g., no neighboring wires) C wire Capacitance per unit length = ε ox W H ILD W H ILD 0.25 T H wire ILD 0.5 Rules of thumb: e.g., 0.2 ff/um for most wire widths < 2um Cf. MOSFET gate capacitance ~ 1 ff/um width Pattern-matching approaches applied to multilayer crosssections ECE 260B CSE 241A Interconnects 18
19 Capacitive Crosstalk Noise Two coupled lines W S C c C c T Cross-section view H C a C v C a Ground Plane Interwire capacitance allows neighboring wires to interact Charge injected across C c results in temporary (in static logic) glitch in voltage from the supply rail at the victim ECE 260B CSE 241A Interconnects 19
20 Crosstalk From Capacitive Coupling V A and V V have opposite transitions (assume R A = R V and C A = C V dv A / dt = -dv V / dt) Current through C C is given by C C * (dv A / dt + dv V / dt). This should be the same as current through equivalent capacitor, which is C CV dv V / dt C CV = C C * (1 + (dv A / dt) / (dv V / dt)) Equal rise/fall times (or both step inputs) C CV = 2C C. ECE 260B CSE 241A Interconnects 20
21 Crosstalk From Capacitive Coupling Glitches caused by capacitive coupling between wires An aggressor wire switches A victim wire is charged or discharged by the coupling capacitance (cf. charge-sharing analysis) An otherwise quiet victim may look like it has temporarily switched This is bad if: The victim is a clock or asynchronous reset The victim is a signal whose value is being latched at that moment What are some fixes? Aggressor Victim ECE 260B CSE 241A Interconnects 21 Slide courtesy of Paul Rodman, ReShape
22 Crosstalk: Timing Pull-In A switching victim is aided (sped up) by coupled charge This is bad if your path now violates hold time Fixes include adding delay elements to your path Aggressor Victim ECE 260B CSE 241A Interconnects 22 Slide courtesy of Paul Rodman, ReShape
23 Crosstalk: Timing Push-Out A switching victim is hindered (slowed down) by coupled charge This is bad if your path now violates setup time Fixes include spacing the wires, using strong drivers, Aggressor Victim ECE 260B CSE 241A Interconnects 23 Slide courtesy of Paul Rodman, ReShape
24 Delay Uncertainty Delay Noise Aggressor Relatively greater coupling noise due to line dimension scaling Tighter timing budgets to achieve fast circuit speed ( all paths critical ) Train wreck? Timing analysis can be guardbanded by scaling the coupling capacitance by a Miller Coupling Factor to account for push-in or push-out. ECE 260B CSE 241A Interconnects 24 Victim T d / T d (%) Slide courtesy of Kevin Cao, Berkeley Delay Uncertainty Delay Uncertainty Nominal Delay Technology Generation (µm)
25 Inductance Inductance, L, is the flux induced by current variation Measures ability to store energy in the form of a magnetic field Consists of self-inductance and mutual inductance terms At high frequencies, can be significant portion of total impedance Z = R + jωl (ω = 2πf = angular freq) 11 S 1 Self Inductance ECE 260B CSE 241A Interconnects 25 Φ = B ds Φ12 = B1 ds2 S 1 I 1 = 1 Φ 11 I S S 2 Mutual Inductance 2 = Φ 12 I
26 Inductance When signal is coupled to a ground plane, the current loop has an inductance. More apparent for upper layer metals and longer lines Simple lumped model: Gives interconnect transmission-line qualities Propagates signal energy, with delay; sharper rise times; ringing Magnetic flux couples to many signals computational challenge Not just coupled to immediately adjacent signals (unlike capacitors) Coupling over a larger distance Bigger lumped model: matrix of coupling coefficients not sparse ECE 260B CSE 241A Interconnects 26 Slide courtesy of Ken Yang, UCLA
27 Inductance is Important ωl R If where Copper interconnects R is reduced Faster clock speeds Thick, low-resistance (reverse-scaled) global lines Chips are getting larger long lines large current loops Frequency of interest is determined by signal rise time, not clock frequency ω = 2 πf = 2 π π 1 t r Massoud/Sylvester/Kawa, ECE 260B CSE 241A Synopsys Interconnects 27 Slide courtesy of Massoud/Sylvester/Kawa, Synopsys
28 On-Chip Inductance Inductance is a loop quantity Knowledge of return path is required, but hard to determine Signal Line Return Path For example, the return path depends on the frequency Massoud/Sylvester/Kawa, ECE 260B CSE 241A Synopsys Interconnects 28 Slide courtesy of Massoud/Sylvester/Kawa, Synopsys
29 Frequency-Dependent Return Path ( R >> ωl) At low frequency, and current tries to minimize impedance minimize resistance R + jω use as many returns as possible (parallel resistances) Gnd Gnd Gnd Signal Gnd Gnd Gnd ( L) ( R << ωl) At high frequency, and current tries to minimize impedance minimize inductance ( R + jωl) use smallest possible loop (closest return path) L dominates, current returns collapse Power and ground lines always available as low-impedance current returns Gnd Gnd Gnd Signal Gnd Gnd Gnd ECE 260B CSE 241A Interconnects 29 Slide courtesy of Massoud/Sylvester/Kawa, Synopsys
30 Inductance Trends Inductance = weak (log) function of conductor dimensions Inductance = strong function of distance to current return path (e.g., power grid) Want nearby ground line to provide a small current loop (cf. Alpha 21164) Inductance most significant in long, low-r, fast-switching nets Clocks are most susceptible ECE 260B CSE 241A Interconnects 30
31 Inductance vs. Capacitance Capacitance Locality problem is easy: electric field lines suck up to nearest neighbor conductors Local calculation is hard: all the effort is in accuracy Inductance Locality problem is hard: magnetic field lines are not local; current returns can be complex Local calculation is easy: no strong geometry dependence; analytic formulae work very well Intuitions for design Seesaw effect between inductance and capacitance Minimize variations in L and C rather than absolutes - E.g., would techniques used to minimize variation in capacitive coupling also benefit inductive coupling? ECE 260B CSE 241A Interconnects 31 Slide courtesy of Sylvester/Shepard
32 Outline Interconnects Capacitance and Inductance Resistance Delay ECE 260B CSE 241A Interconnects 32
33 Resistance & Sheet Resistance R = ρ L T W T L Sheet Resistance R W R 1 R 2 Resistance seen by current going from left to right is same in each block ECE 260B CSE 241A Interconnects 33
34 Bulk Resistivity Aluminum dominant until ~2000 Copper has taken over in past 4-5 years Copper as good as it gets ECE 260B CSE 241A Interconnects 34
35 Interconnect Resistance Resistance scales badly True scaling would reduce width and thickness by S each node R ~ S 2 for a fixed line length and material Reverse scaling wires get smaller and slower, devices get smaller and faster At higher frequencies, current crowds to edges of conductor (thickness of conduction = skin depth) increased R ECE 260B CSE 241A Interconnects 35
36 Copper Resistivity: The Real Story Resistivity (uohm-cm) Conductor resistivity increases expected to appear around 100 nm linewidth - will impact intermediate wiring first - ~ 2006 Cu Resistivity vs. Linewidth WITHOUT Cu Barrier Line Width (um) 100nm ITRS Requirement WITH Cu Barrier 70nm ITRS Requirement WITH Cu Barrier Courtesy of SEMATECH ECE 260B CSE 241A Interconnects 36 Slide courtesy of Chris Case, BOC Edwards
37 Outline Interconnects Capacitance and Inductance Resistance Delay ECE 260B CSE 241A Interconnects 37
38 Gate Delay Gate delay is a measure of an input transition to an output transition. May have different delays for different input to output paths. Inputs Outputs Different for an upward or downward transition. - t plh propagation delay from LOW-to-HIGH (of the output) A transition is defined as the time at which a signal crosses a logical threshold voltage, V THL. Digital Abstraction for 1 and 0 Often use V DD /2. Logic Gate ECE 260B CSE 241A Interconnects 38 Slide courtesy of Ken Yang, UCLA
39 Static CMOS Gate Delay Output of a gate drives the inputs to other gates (and wires). Only pull-up or pull-down, not both. Capacitive loads. Delay is due to the charging and discharging of a capacitor and the length of time it takes. out in out in t phl C LOAD V THL The delay of EACH is treated as separately calculable in t PD1 t PD2 out t PD = t PD1 + t PD2 ECE 260B CSE 241A Interconnects 39 Slide courtesy of Ken Yang, UCLA
40 RC Model We can model a transistor with a resistor (Take into account the different regions of operation?) (Use a realistic transition time to model an input switching?) We can take the average capacitance of a transistor as well The model we will primarily use: Delay = R DRV C LOAD (the time constant) R proportional to L/W - Wider device (stronger drive) in Inverter Model R DRVP out - Smaller R DRV shorter delay. R DRVN ECE 260B CSE 241A Interconnects 40 Slide courtesy of Ken Yang, UCLA
41 C V/I Model Another common expression for delay is C V/I. Based on the capacitance charging and discharging V is the voltage to the transition (V DD /2) Very similar model except we are breaking R into 2 components, V/I I = average drive current This helps understand what determines R I is proportional to mobility and W/L I is proportional to V 2 (V is proportional to V DD ) For example, we can anticipate what might happen if V DD drops. ECE 260B CSE 241A Interconnects 41 Slide courtesy of Ken Yang, UCLA
42 Interconnect: Distributing the Capacitance The resistance and capacitance of an interconnect is distributed. Model by using R and C. Π Model is the best Distributed model uses N segments. - More accurate but computationally expensive - Number of nodes blows up. Lump model uses 1 segment of Π. - Sufficient for most nets (point to point) Distributed using multiple lumps of Π model of a single wire ECE 260B CSE 241A Interconnects 42 Slide courtesy of Ken Yang, UCLA
43 RC Step Response - Propagating Wavefront Step response of a distributed RC wire as function of location along wire and time ECE 260B CSE 241A Interconnects 43
44 RC Line Models and Step Response T_th = ln (1 / (1 Th)) * T_ED (e.g., T_0.9 = 2.3 * T_ED; T_0.632 = T_ED) ECE 260B CSE 241A Interconnects 44
45 Elmore Delay Defined by Elmore (1948) as first moment of impulse response H(t) = step input response h(t) = impulse response = rate of change of step response T 50% = median of h(t) T ED = approximation of median of h(t) by mean of h(t) Works for monotonic waveforms Is an overestimate of actual delay Works well with symmetric impulse response (e.g., gate transition) V (t) t elm t ECE 260B CSE 241A Interconnects 45
46 Elmore Delay for RC Network ECE 260B CSE 241A Interconnects 46
47 Driving Large Capacitances t phl = C L V swing /2 V DD I av V in C L V out Transistor Sizing ECE 260B CSE 241A Interconnects 47
48 Driving Large Capacitances: Inverter As Buffer A U*A In C in 1 U C L = X * C in Total propagation delay = t p (inv) + t p (buffer) t p0 = delay of min-size inverter with single min-size inverter as fanout load Minimize t p = U * t p0 + X/U * t p0 U opt = sqrt(x) ; t p,opt = 2 t p0 * sqrt(x) Use only if combined delay is less than unbuffered case ECE 260B CSE 241A Interconnects 48 Slide courtesy of Mary Jane Irwin, PSU
49 Delay Reduction With Cascaded Buffers C L = xc in = u N C in in 1 u u 2 u N-1 out C in C 1 C 2 C L Cascade of buffers with increasing sizes (U = tapering factor) can reduce delay If load is driven by a large transistor (which is driven by a smaller transistor) then its turn-on time dominates overall delay Each buffer charges the input capacitance of the next buffer in the chain and speeds up charging, reducing total delay Cascaded buffers are useful when R int < R tr ECE 260B CSE 241A Interconnects 49 Slide courtesy of Mary Jane Irwin, PSU
50 t p as Function of U and X 60.0 u/ln(u) 40.0 x=10,000 x= x=100 x=10 ECE 260B CSE 241A Interconnects u Total line delay as function of driver size, load capacitance Homework: Derive the optimum (min-delay) value of U. Slide courtesy of Mary Jane Irwin, PSU
51 Reducing RC Delay With Repeaters RC delay is quadratic in length must reduce length T_50 = 0.4 * R_int * C_int * (R_tr * C_int + R_tr * C_L + R_int * C_L) Observation: 2 2 = 4 and 1+1 = 2 but = 2 driver receiver driver receiver L = 2 units Repeater = strong driver (usually inverter or pair of inverters for non-inversion) that is placed along a long RC line to break up the line and reduce delay ECE 260B CSE 241A Interconnects 51
52 Optimum Number and Size of Repeaters ECE 260B CSE 241A Interconnects 52
53 Repeaters vs. Cascaded Buffers Repeaters are used to drive long RC lines Breaking up the quadratic dependence of delay on line length is the goal Typically sized identically Cascaded buffers are used to drive large capacitive loads, where there is no parasitic resistance We put all buffers at the beginning of the load This would be pointless for a long RC wire since the wire RC delay would be unaffected and would dominate the total delay ECE 260B CSE 241A Interconnects 53 Slide courtesy of D. Sylvester, U. Michigan
ECE260B CSE241A Winter Interconnects. Website:
ECE260B CSE241A Winter 2007 Interconnects Website: http://vlsicad.ucsd.edu/courses/ece260b-w07 ECE 260B CSE 241A Interconnects 1 Outline Interconnect Scaling and Power Resistance Capacitance and Inductance
More informationDigital Integrated Circuits. The Wire * Fuyuzhuo. *Thanks for Dr.Guoyong.SHI for his slides contributed for the talk. Digital IC.
Digital Integrated Circuits The Wire * Fuyuzhuo *Thanks for Dr.Guoyong.SHI for his slides contributed for the talk Introduction The Wire transmitters receivers schematics physical 2 Interconnect Impact
More informationDigital Integrated Circuits (83-313) Lecture 5: Interconnect. Semester B, Lecturer: Adam Teman TAs: Itamar Levi, Robert Giterman 1
Digital Integrated Circuits (83-313) Lecture 5: Interconnect Semester B, 2015-16 Lecturer: Adam Teman TAs: Itamar Levi, Robert Giterman 1 What will we learn today? 1 A First Glance at Interconnect 2 3
More informationECE520 VLSI Design. Lecture 8: Interconnect Manufacturing and Modeling. Payman Zarkesh-Ha
ECE520 VLSI Design Lecture 8: Interconnect Manufacturing and Modeling Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Wednesday 2:00-3:00PM or by appointment E-mail: pzarkesh@unm.edu Slide: 1 Review
More informationInterconnects. Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering Repeaters. ECE 261 James Morizio 1
Interconnects Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering Repeaters ECE 261 James Morizio 1 Introduction Chips are mostly made of wires called interconnect In stick diagram,
More informationThe Wire. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Wire July 30, 2002 1 The Wire transmitters receivers schematics physical 2 Interconnect Impact on
More informationThe Wire EE141. Microelettronica
The Wire 1 Interconnect Impact on Chip 2 Example: a Bus Network transmitters receivers schematics physical 3 Wire Models All-inclusive model Capacitance-only 4 Impact of Interconnect Parasitics Interconnect
More informationLecture 9: Interconnect
Digital Integrated Circuits (83-313) Lecture 9: Interconnect Semester B, 2016-17 Lecturer: Dr. Adam Teman TAs: Itamar Levi, Robert Giterman 23 May 2017 Disclaimer: This course was prepared, in its entirety,
More informationInterconnects. Introduction
Interconnects Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering Repeaters ECE 261 Krish Chakrabarty 1 Introduction Chips are mostly made of ires called interconnect In stick diagram,
More informationCMPEN 411 VLSI Digital Circuits Spring 2012
CMPEN 411 VLSI Digital Circuits Spring 2012 Lecture 09: Resistance & Inverter Dynamic View [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic]
More informationInterconnect s Role in Deep Submicron. Second class to first class
Interconnect s Role in Deep Submicron Dennis Sylvester EE 219 November 3, 1998 Second class to first class Interconnect effects are no longer secondary # of wires # of devices More metal levels RC delay
More informationCMOS Transistors, Gates, and Wires
CMOS Transistors, Gates, and Wires Should the hardware abstraction layers make today s lecture irrelevant? pplication R P C W / R W C W / 6.375 Complex Digital Systems Christopher atten February 5, 006
More informationWebsite: vlsicad.ucsd.edu/ courses/ ece260bw05. ECE 260B CSE 241A Parasitic Extraction 1
ECE260B CSE241A Winter 2005 Parasitic Extraction Website: / courses/ ece260bw05 ECE 260B CSE 241A Parasitic Extraction 1 Conventional Design Flow Funct. Spec RTL Behav. Simul. Logic Synth. Stat. Wire Model
More informationInterconnect (2) Buffering Techniques.Transmission Lines. Lecture Fall 2003
Interconnect (2) Buffering Techniques.Transmission Lines Lecture 12 18-322 Fall 2003 A few announcements Partners Lab Due Times Midterm 1 is nearly here Date: 10/14/02, time: 3:00-4:20PM, place: in class
More informationLecture 23. Dealing with Interconnect. Impact of Interconnect Parasitics
Lecture 23 Dealing with Interconnect Impact of Interconnect Parasitics Reduce Reliability Affect Performance Classes of Parasitics Capacitive Resistive Inductive 1 INTERCONNECT Dealing with Capacitance
More informationLecture 7 Circuit Delay, Area and Power
Lecture 7 Circuit Delay, Area and Power lecture notes from S. Mitra Intro VLSI System course (EE271) Introduction to VLSI Systems 1 Circuits and Delay Introduction to VLSI Systems 2 Power, Delay and Area:
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 24: April 19, 2018 Crosstalk and Wiring, Transmission Lines Lecture Outline! Crosstalk! Repeaters in Wiring! Transmission Lines " Where transmission
More informationENEE 359a Digital VLSI Design
SLIDE 1 ENEE 359a Digital VLSI Design & Logical Effort Prof. blj@ece.umd.edu Credit where credit is due: Slides contain original artwork ( Jacob 2004) as well as material taken liberally from Irwin & Vijay
More information! Crosstalk. ! Repeaters in Wiring. ! Transmission Lines. " Where transmission lines arise? " Lossless Transmission Line.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 24: April 19, 2018 Crosstalk and Wiring, Transmission Lines Lecture Outline! Crosstalk! Repeaters in Wiring! Transmission Lines " Where transmission
More informationVLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT
VLSI UNIT - III GATE LEVEL DESIGN P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents GATE LEVEL DESIGN : Logic Gates and Other complex gates, Switch logic, Alternate gate circuits, Time Delays, Driving large
More informationVery Large Scale Integration (VLSI)
Very Large Scale Integration (VLSI) Lecture 4 Dr. Ahmed H. Madian Ah_madian@hotmail.com Dr. Ahmed H. Madian-VLSI Contents Delay estimation Simple RC model Penfield-Rubenstein Model Logical effort Delay
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 7 Interconnections 1: wire resistance, capacitance,
More informationSpiral 2 7. Capacitance, Delay and Sizing. Mark Redekopp
2-7.1 Spiral 2 7 Capacitance, Delay and Sizing Mark Redekopp 2-7.2 Learning Outcomes I understand the sources of capacitance in CMOS circuits I understand how delay scales with resistance, capacitance
More informationEECS 151/251A Spring 2018 Digital Design and Integrated Circuits. Instructors: Nick Weaver & John Wawrzynek. Lecture 12 EE141
EECS 151/251A Spring 2018 Digital Design and Integrated Circuits Instructors: Nick Weaver & John Wawrzynek Lecture 12 1 Wire Models All-inclusive model Capacitance-only 2 Capacitance Capacitance: The Parallel
More information9/18/2008 GMU, ECE 680 Physical VLSI Design
ECE680: Physical VLSI Design Chapter III CMOS Device, Inverter, Combinational circuit Logic and Layout Part 3 Combinational Logic Gates (textbook chapter 6) 9/18/2008 GMU, ECE 680 Physical VLSI Design
More informationThe CMOS Inverter: A First Glance
The CMOS Inverter: A First Glance V DD S D V in V out C L D S CMOS Inverter N Well V DD V DD PMOS 2λ PMOS Contacts In Out In Out Metal 1 NMOS Polysilicon NMOS GND CMOS Inverter: Steady State Response V
More informationTHE INVERTER. Inverter
THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)
More informationCARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING DIGITAL INTEGRATED CIRCUITS FALL 2002
CARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING 18-322 DIGITAL INTEGRATED CIRCUITS FALL 2002 Final Examination, Monday Dec. 16, 2002 NAME: SECTION: Time: 180 minutes Closed
More informationTopics to be Covered. capacitance inductance transmission lines
Topics to be Covered Circuit Elements Switching Characteristics Power Dissipation Conductor Sizes Charge Sharing Design Margins Yield resistance capacitance inductance transmission lines Resistance of
More informationInterconnect (2) Buffering Techniques. Logical Effort
Interconnect (2) Buffering Techniques. Logical Effort Lecture 14 18-322 Fall 2002 Textbook: [Sections 4.2.1, 8.2.3] A few announcements! M1 is almost over: The check-off is due today (by 9:30PM) Students
More informationDigital Integrated Circuits A Design Perspective
Semiconductor Memories Adapted from Chapter 12 of Digital Integrated Circuits A Design Perspective Jan M. Rabaey et al. Copyright 2003 Prentice Hall/Pearson Outline Memory Classification Memory Architectures
More informationEE141-Spring 2007 Digital Integrated Circuits. Administrative Stuff. Last Lecture. Wires. Interconnect Impact on Chip. The Wire
EE141-Spring 2007 Digital Integrated Circuits ecture 10 Administrative Stuff No ab this week Midterm 1 on Tu! HW5 to be posted by next Friday Due Fr. March 2 5pm Introduction to wires 1 2 ast ecture ast
More informationCOMP 103. Lecture 16. Dynamic Logic
COMP 03 Lecture 6 Dynamic Logic Reading: 6.3, 6.4 [ll lecture notes are adapted from Mary Jane Irwin, Penn State, which were adapted from Rabaey s Digital Integrated Circuits, 2002, J. Rabaey et al.] COMP03
More informationCPE/EE 427, CPE 527 VLSI Design I L13: Wires, Design for Speed. Course Administration
CPE/EE 427, CPE 527 VLSI Design I L3: Wires, Design for Speed Department of Electrical and Computer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka ) www.ece.uah.edu/~milenka/cpe527-05f
More informationEE241 - Spring 2000 Advanced Digital Integrated Circuits. Announcements
EE241 - Spring 2000 Advanced Digital Integrated Circuits Lecture 3 Circuit Optimization for Speed Announcements Tu 2/8/00 class will be pre-taped on Friday, 2/4, 4-5:30 203 McLaughlin Class notes are available
More informationDigital Integrated Circuits A Design Perspective
igital Integrated Circuits esign Perspective esigning Combinational Logic Circuits 1 Combinational vs. Sequential Logic In Combinational Logic Circuit Out In Combinational Logic Circuit Out State Combinational
More informationAnnouncements. EE141- Fall 2002 Lecture 25. Interconnect Effects I/O, Power Distribution
- Fall 2002 Lecture 25 Interconnect Effects I/O, Power Distribution Announcements Homework 9 due next Tuesday Hardware lab this week Project phase 2 due in two weeks 1 Today s Lecture Impact of interconnects»
More informationDigital Integrated Circuits A Design Perspective
Digital Integrated Circuits Design Perspective Jan M. Rabaey nantha Chandrakasan orivoje Nikolić Designing Combinational Logic Circuits November 2002. 1 Combinational vs. Sequential Logic In Combinational
More informationDigital Integrated Circuits 2nd Inverter
Digital Integrated Circuits The Inverter The CMOS Inverter V DD Analysis Inverter complex gate Cost V in V out complexity & Area Integrity and robustness C L Static behavior Performance Dynamic response
More informationThe CMOS Inverter: A First Glance
The CMOS Inverter: A First Glance V DD V in V out C L CMOS Properties Full rail-to-rail swing Symmetrical VTC Propagation delay function of load capacitance and resistance of transistors No static power
More informationSemiconductor Memories
Semiconductor References: Adapted from: Digital Integrated Circuits: A Design Perspective, J. Rabaey UCB Principles of CMOS VLSI Design: A Systems Perspective, 2nd Ed., N. H. E. Weste and K. Eshraghian
More informationDigital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories
Digital Integrated Circuits A Design Perspective Semiconductor Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies Semiconductor Memory Classification
More informationHomework #2 10/6/2016. C int = C g, where 1 t p = t p0 (1 + C ext / C g ) = t p0 (1 + f/ ) f = C ext /C g is the effective fanout
0/6/06 Homework # Lecture 8, 9: Sizing and Layout of omplex MOS Gates Reading: hapter 4, sections 4.3-4.5 October 3 & 5, 06 hapter, section.5.5 Prof. R. Iris ahar Weste & Harris vailable on course webpage
More informationEE115C Digital Electronic Circuits Homework #5
EE115C Digital Electronic Circuits Homework #5 Due Thursday, May 13, 6pm @ 56-147E EIV Problem 1 Elmore Delay Analysis Calculate the Elmore delay from node A to node B using the values for the resistors
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationECE 497 JS Lecture - 18 Impact of Scaling
ECE 497 JS Lecture - 18 Impact of Scaling Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Announcements Thursday April 8 th Speaker: Prof.
More information5.0 CMOS Inverter. W.Kucewicz VLSICirciuit Design 1
5.0 CMOS Inverter W.Kucewicz VLSICirciuit Design 1 Properties Switching Threshold Dynamic Behaviour Capacitance Propagation Delay nmos/pmos Ratio Power Consumption Contents W.Kucewicz VLSICirciuit Design
More informationGMU, ECE 680 Physical VLSI Design 1
ECE680: Physical VLSI Design Chapter VIII Semiconductor Memory (chapter 12 in textbook) 1 Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies
More informationUsing MOS Models. C.K. Ken Yang UCLA Courtesy of MAH EE 215B
Using MOS Models C.K. Ken Yang UCLA yangck@ucla.edu Courtesy of MAH 1 Overview Reading Rabaey 5.4 W&H 4.2 Background In the past two lectures we have reviewed the iv and CV curves for MOS devices, both
More informationCapacitance - 1. The parallel plate capacitor. Capacitance: is a measure of the charge stored on each plate for a given voltage such that Q=CV
Capacitance - 1 The parallel plate capacitor Capacitance: is a measure of the charge stored on each plate for a given voltage such that Q=CV Charge separation in a parallel-plate capacitor causes an internal
More informationENGR890 Digital VLSI Design Fall Lecture 4: CMOS Inverter (static view)
ENGR89 Digital VLSI Design Fall 5 Lecture 4: CMOS Inverter (static view) [Adapted from Chapter 5 of Digital Integrated Circuits, 3, J. Rabaey et al.] [Also borrowed from Vijay Narayanan and Mary Jane Irwin]
More informationThe Physical Structure (NMOS)
The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 Transistor Resistance Two
More informationLecture 16: Circuit Pitfalls
Introduction to CMOS VLSI Design Lecture 16: Circuit Pitfalls David Harris Harvey Mudd College Spring 2004 Outline Pitfalls Detective puzzle Given circuit and symptom, diagnose cause and recommend solution
More informationEE141-Spring 2008 Digital Integrated Circuits EE141. Announcements EECS141 EE141. Lecture 24: Wires
EE141-Spring 2008 Digital Integrated Circuits Lecture 24: Wires 1 Announcements Hw 8 posted last graded homework Project phase II feedback to be expected anytime 2 Material Last Lecture: Wire capacitance
More informationSEMICONDUCTOR MEMORIES
SEMICONDUCTOR MEMORIES Semiconductor Memory Classification RWM NVRWM ROM Random Access Non-Random Access EPROM E 2 PROM Mask-Programmed Programmable (PROM) SRAM FIFO FLASH DRAM LIFO Shift Register CAM
More informationDigital Microelectronic Circuits ( )
Digital Microelectronic ircuits (361-1-3021 ) Presented by: Dr. Alex Fish Lecture 5: Parasitic apacitance and Driving a Load 1 Motivation Thus far, we have learned how to model our essential building block,
More informationSwitched-Capacitor Circuits David Johns and Ken Martin University of Toronto
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationΗΜΥ 307 ΨΗΦΙΑΚΑ ΟΛΟΚΛΗΡΩΜΕΝΑ ΚΥΚΛΩΜΑΤΑ Εαρινό Εξάμηνο 2018
ΗΜΥ 307 ΨΗΦΙΑΚΑ ΟΛΟΚΛΗΡΩΜΕΝΑ ΚΥΚΛΩΜΑΤΑ Εαρινό Εξάμηνο 2018 ΔΙΑΛΕΞΗ 11: Dynamic CMOS Circuits ΧΑΡΗΣ ΘΕΟΧΑΡΙΔΗΣ (ttheocharides@ucy.ac.cy) (ack: Prof. Mary Jane Irwin and Vijay Narayanan) [Προσαρμογή από
More informationand V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )
ECE 4420 Spring 2005 Page 1 FINAL EXAMINATION NAME SCORE /100 Problem 1O 2 3 4 5 6 7 Sum Points INSTRUCTIONS: This exam is closed book. You are permitted four sheets of notes (three of which are your sheets
More informationGrasping The Deep Sub-Micron Challenge in POWERFUL Integrated Circuits
E = B; H = J + D D = ρ ; B = 0 D = ρ ; B = 0 Yehia Massoud ECE Department Rice University Grasping The Deep Sub-Micron Challenge in POWERFUL Integrated Circuits ECE Affiliates 10/8/2003 Background: Integrated
More informationEECS 141 F01 Lecture 17
EECS 4 F0 Lecture 7 With major inputs/improvements From Mary-Jane Irwin (Penn State) Dynamic CMOS In static circuits at every point in time (except when switching) the output is connected to either GND
More informationEE141- Fall 2002 Lecture 27. Memory EE141. Announcements. We finished all the labs No homework this week Projects are due next Tuesday 9am EE141
- Fall 2002 Lecture 27 Memory Announcements We finished all the labs No homework this week Projects are due next Tuesday 9am 1 Today s Lecture Memory:» SRAM» DRAM» Flash Memory 2 Floating-gate transistor
More informationEEC 118 Lecture #5: CMOS Inverter AC Characteristics. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 8 Lecture #5: CMOS Inverter AC Characteristics Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Acknowledgments Slides due to Rajit Manohar from ECE 547 Advanced
More informationDynamic operation 20
Dynamic operation 20 A simple model for the propagation delay Symmetric inverter (rise and fall delays are identical) otal capacitance is linear t p Minimum length devices R W C L t = 0.69R C = p W L 0.69
More informationCMOS Inverter (static view)
Review: Design Abstraction Levels SYSTEM CMOS Inverter (static view) + MODULE GATE [Adapted from Chapter 5. 5.3 CIRCUIT of G DEVICE Rabaey s Digital Integrated Circuits,, J. Rabaey et al.] S D Review:
More informationAnnouncements. EE141- Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power
- Fall 2002 Lecture 7 MOS Capacitances Inverter Delay Power Announcements Wednesday 12-3pm lab cancelled Lab 4 this week Homework 2 due today at 5pm Homework 3 posted tonight Today s lecture MOS capacitances
More informationLuis Manuel Santana Gallego 31 Investigation and simulation of the clock skew in modern integrated circuits
Luis Manuel Santana Gallego 31 Investigation and simulation of the clock skew in modern egrated circuits 3. Clock skew 3.1. Definitions For two sequentially adjacent registers, as shown in figure.1, C
More informationAnalysis of TSV-to-TSV Coupling with High-Impedance Termination in 3D ICs
Analysis of -to- Coupling with -Impedance Termination in 3D ICs Taigon Song, Chang Liu, Dae Hyun Kim, and Sung Kyu Lim School of Electrical and Computer Engineering, Georgia Institute of Technology, U.S.A.
More informationEE141Microelettronica. CMOS Logic
Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationCSE241 VLSI Digital Circuits Winter Lecture 07: Timing II
CSE241 VLSI Digital Circuits Winter 2003 Lecture 07: Timing II CSE241 L3 ASICs.1 Delay Calculation Cell Fall Cap\Tr 0.05 0.2 0.5 0.01 0.02 0.16 0.30 0.5 2.0 0.04 0.32 0.178 0.08 0.64 0.60 1.20 0.1ns 0.147ns
More informationDynamic Repeater with Booster Enhancement for Fast Switching Speed and Propagation in Long Interconnect
Wright State University CORE Scholar Browse all Theses and Dissertations Theses and Dissertations 2014 Dynamic Repeater with Booster Enhancement for Fast Switching Speed and Propagation in Long Interconnect
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)
1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed
More informationObjective and Outline. Acknowledgement. Objective: Power Components. Outline: 1) Acknowledgements. Section 4: Power Components
Objective: Power Components Outline: 1) Acknowledgements 2) Objective and Outline 1 Acknowledgement This lecture note has been obtained from similar courses all over the world. I wish to thank all the
More informationSemiconductor memories
Semiconductor memories Semiconductor Memories Data in Write Memory cell Read Data out Some design issues : How many cells? Function? Power consuption? Access type? How fast are read/write operations? Semiconductor
More informationEE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS. Kenneth R. Laker, University of Pennsylvania
1 EE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS 2 -> ESD PROTECTION CIRCUITS (INPUT PADS) -> ON-CHIP CLOCK GENERATION & DISTRIBUTION -> OUTPUT PADS -> ON-CHIP NOISE DUE TO PARASITIC INDUCTANCE -> SUPER BUFFER
More informationELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft
ELEN0037 Microelectronic IC Design Prof. Dr. Michael Kraft Lecture 2: Technological Aspects Technology Passive components Active components CMOS Process Basic Layout Scaling CMOS Technology Integrated
More informationCOMP 103. Lecture 10. Inverter Dynamics: The Quest for Performance. Section 5.4.2, What is this lecture+ about? PERFORMANCE
COMP 103 Lecture 10 Inverter Dynamics: The Quest for Performance Section 5.4.2, 5.4.3 [All lecture notes are adapted from Mary Jane Irwin, Penn State, which were adapted from Rabaey s Digital Integrated
More informationLecture 15: Scaling & Economics
Lecture 15: Scaling & Economics Outline Scaling Transistors Interconnect Future Challenges Economics 2 Moore s Law Recall that Moore s Law has been driving CMOS [Moore65] Corollary: clock speeds have improved
More informationUniversity of Toronto. Final Exam
University of Toronto Final Exam Date - Apr 18, 011 Duration:.5 hrs ECE334 Digital Electronics Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last
More informationCHAPTER 15 CMOS DIGITAL LOGIC CIRCUITS
CHAPTER 5 CMOS DIGITAL LOGIC CIRCUITS Chapter Outline 5. CMOS Logic Gate Circuits 5. Digital Logic Inverters 5.3 The CMOS Inverter 5.4 Dynamic Operation of the CMOS Inverter 5.5 Transistor Sizing 5.6 Power
More informationCMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)
CMPEN 411 VLSI Digital Circuits Lecture 04: CMOS Inverter (static view) Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN
More informationLecture 4: CMOS review & Dynamic Logic
Lecture 4: CMOS review & Dynamic Logic Reading: ch5, ch6 Overview CMOS basics Power and energy in CMOS Dynamic logic 1 CMOS Properties Full rail-to-rail swing high noise margins Logic levels not dependent
More informationElectrical Characterization of 3D Through-Silicon-Vias
Electrical Characterization of 3D Through-Silicon-Vias F. Liu, X. u, K. A. Jenkins, E. A. Cartier, Y. Liu, P. Song, and S. J. Koester IBM T. J. Watson Research Center Yorktown Heights, NY 1598, USA Phone:
More informationE40M Capacitors. M. Horowitz, J. Plummer, R. Howe
E40M Capacitors 1 Reading Reader: Chapter 6 Capacitance A & L: 9.1.1, 9.2.1 2 Why Are Capacitors Useful/Important? How do we design circuits that respond to certain frequencies? What determines how fast
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 23: April 13, 2017 Variation; I/O Circuits, Inductive Noise Lecture Outline! Design Quality " Variation! Packaging! Variation and Testing!
More informationIssues on Timing and Clocking
ECE152B TC 1 Issues on Timing and Clocking X Combinational Logic Z... clock clock clock period ECE152B TC 2 Latch and Flip-Flop L CK CK 1 L1 1 L2 2 CK CK CK ECE152B TC 3 Clocking X Combinational Logic...
More informationEEC 116 Lecture #5: CMOS Logic. Rajeevan Amirtharajah Bevan Baas University of California, Davis Jeff Parkhurst Intel Corporation
EEC 116 Lecture #5: CMOS Logic Rajeevan mirtharajah Bevan Baas University of California, Davis Jeff Parkhurst Intel Corporation nnouncements Quiz 1 today! Lab 2 reports due this week Lab 3 this week HW
More informationSRAM System Design Guidelines
Introduction This application note examines some of the important system design considerations an engineer should keep in mind when designing with Cypress SRAMs. It is important to note that while they
More informationMagnetic core memory (1951) cm 2 ( bit)
Magnetic core memory (1951) 16 16 cm 2 (128 128 bit) Semiconductor Memory Classification Read-Write Memory Non-Volatile Read-Write Memory Read-Only Memory Random Access Non-Random Access EPROM E 2 PROM
More informationMOSFET and CMOS Gate. Copy Right by Wentai Liu
MOSFET and CMOS Gate CMOS Inverter DC Analysis - Voltage Transfer Curve (VTC) Find (1) (2) (3) (4) (5) (6) V OH min, V V OL min, V V IH min, V V IL min, V OHmax OLmax IHmax ILmax NM L = V ILmax V OL max
More informationProperties of CMOS Gates Snapshot
MOS logic 1 Properties of MOS Gates Snapshot High noise margins: V OH and V OL are at V DD and GND, respectively. No static power consumption: There never exists a direct path between V DD and V SS (GND)
More informationCMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators
IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 23: April 17, 2018 I/O Circuits, Inductive Noise, CLK Generation Lecture Outline! Packaging! Variation and Testing! I/O Circuits! Inductive
More informationLecture 16: Circuit Pitfalls
Lecture 16: Circuit Pitfalls Outline Variation Noise Budgets Reliability Circuit Pitfalls 2 Variation Process Threshold Channel length Interconnect dimensions Environment Voltage Temperature Aging / Wearout
More informationLecture 12 CMOS Delay & Transient Response
EE 471: Transport Phenomena in Solid State Devices Spring 2018 Lecture 12 CMOS Delay & Transient Response Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology
More informationThe Inverter. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Inverter Revised from Digital Integrated Circuits, Jan M. Rabaey el, 2003 Propagation Delay CMOS
More informationAnnouncements. EE141- Spring 2003 Lecture 8. Power Inverter Chain
- Spring 2003 Lecture 8 Power Inverter Chain Announcements Homework 3 due today. Homework 4 will be posted later today. Special office hours from :30-3pm at BWRC (in lieu of Tuesday) Today s lecture Power
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationHw 6 and 7 Graded and available Project Phase 2 Graded Project Phase 3 Launch Today
EECS141 1 Hw 8 Posted Last one to be graded Due Friday April 30 Hw 6 and 7 Graded and available Project Phase 2 Graded Project Phase 3 Launch Today EECS141 2 1 6 5 4 3 2 1 0 1.5 2 2.5 3 3.5 4 Frequency
More information