ENGR4300 Fall 2005 Test 3S. Name solution. Section. Question 1 (25 points) Question 2 (25 points) Question 3 (25 points) Question 4 (25 points)

Save this PDF as:

Size: px
Start display at page:

Download "ENGR4300 Fall 2005 Test 3S. Name solution. Section. Question 1 (25 points) Question 2 (25 points) Question 3 (25 points) Question 4 (25 points)"

Transcription

1 ENGR400 Test S Fall 005 ENGR400 Fall 005 Test S Name solution Section uestion (5 points) uestion (5 points) uestion (5 points) uestion 4 (5 points) Total (00 points): Please do not write on the crib sheets. On all questions: SHOW ALL WORK. BEGIN WITH FORMULAS, THEN SUBSTITUTE VALUES AND UNITS. No credit will be given for numbers that appear without justification. of

2 ENGR400 Test S Fall 005 uestion Astable Multivibrator (5 points) The multivibrator above was built with the 555 timer chip shown. In the diagram, Vs is the source voltage, Vc is the voltage across the capacitor C, and V D is the voltage at the discharge pin of the timer. You are given the following component values: Test A: R = 4.7k ohms R = 6.8k ohms C = 0.68µF Vs = 6V Test B: R =.k ohms R = 4.7k ohms C =.5µF Vs = V Test C: R = 6.8k ohms R = 8.6k ohms C = 0.47µF Vs = 5V ) Calculate the on time and off time of the multivibrator. (4 pt) T = 0.69( R + R) C T = 0.69(4.7K+6.8K)(0.68µ) = 5.4ms T = 0.69( R) C T = 0.69(6.8k)(0.68µ) =.0ms Test A: Ton = 5.4ms Toff =.0ms Test B: Ton = 7.7ms Toff = 4.89ms Test C: Ton = 5.0ms Toff =.80ms ) Calculate the frequency and period of the multivibrator. (4 pt) T=Ton + Toff f=/t T=5.4m+.0m = 8.6ms f=/8.6m=6hz Test A: T = 8.6ms f = 6 Hz Test B: T =.06ms f = 8.9 Hz Test C: T = 7.8ms f = 8 Hz ) Calculate the duty cycle of the multivibrator. ( pt) DC = 00*Ton/T DC=00*5.4m/8.6m=6.9% Test A: DC = 6.9% Test B: DC = 59.5% Test C: DC = 64.% of

3 ENGR400 Test S Fall 005 4) In theory, what are the maximum and minimum voltage across the capacitor, Vc? ( pt) Vmin = Vs/ Vmax = *Vs/ Vmin=6/=V Vmax = *6/ = 4V Test A: Vmin = V Vmax = 4V Test B: Vmin = 4V Vmax = 8V Test C: Vmin =.67V Vmax =.V 5) When the transistor inside the 555 timer is closed, the output at pin 7 is grounded, and therefore, equal to zero. When the transistor is open, the output at pin 7 can be found using the voltage divider formed by R and R. Find an expression for the voltage at pin 7 (when pin 7 is not grounded) in terms of the voltage across the capacitor, Vc, the source voltage, Vs, and the two resistors R and R. [Hint: Recall how you calculate the voltage at the non-inverting input for a Schmitt trigger.] Do not substitute values. ( pt) R V D = + R + R ( VS VC ) VC This can be simplified further, but it is not necessary. 6) Use the equation in 5) to find the maximum and minimum voltage at pin 7 when the transistor is open. ( pt) V Dlow = [6.8k/(6.8k+4.7k)](6-) + = 4.6V V Dhigh = [6.8k/(6.8k+4.7k)](6-4) + 4 = 5.8V Test A: V Dlow = 4.6V V Dhigh = 5.8V Test B: V Dlow = 9.44V V Dhigh = 0.7V Test C: V Dlow =.5V V Dhigh = 4.7V 7) On the graph below, identify the outputs at pin (, 6), 7 and of the multivibrator. Identify both parts of the cycle for each. (6 pt) This shows the basic shape of the signals. The image on each test was different. of

4 ENGR400 Test S Fall 005 uestion Combinational Logic Circuits (5 points) Test A and B: ) You are given the following circuit A UA 74 C UA 740 F UA 7486 E B UA 7400 D U5A 7408 G a) Fill out the truth table below (0 pt) A B C D E F G b) What gate is the output at G equivalent to (circle one)? ( pt) AND NAND OR NOR XOR XNOR NOT ) Fill out the truth table below to prove the following relationship: (4 pt) ( A B) + ( A B) + ( A B) then = A B if = + A B A B A B A B A B A+B of

5 ENGR400 Test S Fall 005 Test C: ) You are given the following circuit A U5A 7408 C UA 740 F UA E 7400 B UA 7486 D U5A 7408 G a) Fill out the truth table below (0 pt) A B C D E F G b) What gate is the output at G equivalent to (circle one)? ( pt) AND NAND OR NOR XOR XNOR NOT ) Fill out the truth table below to prove the following relationship: (4 pt) if = ( A + B) ( A + B) ( A + B) then = A B A B A B A + B A + B A + B A B of

6 ENGR400 Test S Fall 005 uestion Sequential Logic Gates (5 points) uiz A and B: You are given the following circuit DSTM provides the clock for the counter. DSTM provides the clock to the two flip flops. DSTM provides an initial reset pulse to all the sequential chips. Therefore, you can assume that A, B, C, D,, and are all initially low. DSTM UA UA A A 4 B 5 C 6 D CLR 749 U4A 4 J K CLR U6A 7407 DSTM UA U5A 4 J K CLR U7A 7407 ) Sketch the timing trace for each of the signals shown. (4 pt) 6 of

7 ENGR400 Test S Fall 005 uiz C: You are given the following circuit DSTM provides the clock for the counter. DSTM provides the clock to the two flip flops. DSTM provides an initial reset pulse to all the sequential chips. Therefore, you can assume that A, B, C, D,, and are all initially low. DSTM UA UA A A 4 B 5 C 6 D CLR 749 U4A 4 J K CLR U6A 7407 DSTM UA U5A 4 J K CLR U7A 7407 ) Sketch the timing trace for each of the signals shown. (4 pt) 7 of

8 ENGR400 Test S Fall 005 ) We take the output of this circuit and use it as the input to the transistor circuit shown below: uiz A uiz B and C Fill in the following table for all possible values of and. (4 pt) uiz A uiz B and C Vout 0V 0V 5V 0V 5V 5V 5V 0V 5V 5V 5V 0V Vout 0V 0V 5V 0V 5V 0V 5V 0V 0V 5V 5V 0V ) What are the values of the signals at, and Vout after 8.9 milliseconds? ( pt) All Tests: : 0V : 0V Vout: 5V 8 of

9 ENGR400 Test S Fall 005 uiz A and B 4) IC chips have a standard numbering convention that you should now know. Label pins #-8 on the IC below. (HINT: It doesn t matter what the chip s function is just label #, #, ). ( pt) 5) Like op-amps, IC chips need two power connections in order to function. Label the power (Vcc) and ground pins on the IC chip pictured below with the appropriate voltage values. ( pt) 6) The chip contains more than one inverter. How many does it contain? ( pt) 6 7) You ve primarily used two types of capacitors in the studio: electrolytic and ceramic disc, each shown below: Electrolytic: Ceramic Disc: Which one is polarized (e.g. has a + and lead) (circle one)? ( pt) neither electrolytic ceramic disc both 9 of

10 ENGR400 Test S Fall 005 uiz C 4) IC chips have a standard numbering convention that you should now know. Label pins #-8 on the IC below. (HINT: It doesn t matter what the chip s function is just label #, #, ). ( pt) 5) We ve talked about the use of bypass capacitors when working with digital logic chips. Which answer below best describes where they should be located and why we use them? ( pt) a. Place one or more between digital logic inputs and ground to smooth the sharp transients of digital switching signals that could otherwise corrupt proper chip operation. b. Place one or more in series with logic power (Vcc) where it enters the protoboard to filter noise coming from the power supply. c. Place one or more in parallel with Vcc and ground at each chip to filter noise. d. Place only one between Vcc and high speed logic chip outputs to suppress output oscillation (e.g. ringing). 6) What was the recommended range of bypass capacitor values given for the TTL logic family used in the studio? (circle one) ( pt) a) 0.pF 0.5pF b) 0.0nF 0.nF c) 0.0uF 0.uF d) 0.uF 0uF e) 0uF 00uF f) I don t know because I slept through that lecture. 7) You ve primarily used two types of capacitors in the studio: electrolytic and ceramic disc, each shown below: Electrolytic: Ceramic Disc: Which one is polarized (e.g. has a + and lead) (circle one)? ( pt) neither electrolytic ceramic disc both 0 of

11 ENGR400 Test S Fall 005 uestion 4 Switching Circuits (5 points) _ + _ + uiz A: V=4V V= -0V V4=V V5=8V R4=0k R5=k uiz B: V=6V V= -8V V4=V V5=0V R4=0k R5=k uiz C: V=5V V= -7V V4=V V5=9V R4=40k R5=k ) In the circuit shown, circle the model of a Schmitt trigger. ( pt) ) What is the reference voltage of the Schmitt trigger model? ( pt) Test A: Vref = V Test B: Vref = V Test C: Vref=V ) If the op-amp is putting out its maximum voltage at C, what is the voltage at point B, the non-inverting input to the op-amp? ( pt) R v + = vout Vref + V R R ( ) + ref v+ = [k/(k+0k)](8-) + =.75V Test A: v+ =.8V Test B: v+ =.V Test C: v+ =.V 4) If the op-amp is putting out is minimum voltage at point C, what is the voltage at point B, the non-inverting input to the op-amp? ( pt) R v + = vout Vref + V R R ( ) + ref v+ = [k/(k+0k)](-0 -) + =.5V Test A: v+ =.5V Test B: v+ =.48V Test C: v+ =.57V of

12 ENGR400 Test S Fall 005 5) On the following plot, the input at point A is shown. a) Mark the upper and lower thresholds of the hysteresis ( pt), and b) sketch and label the output at points B, C, D and E for the input shown. ( pt) Many of the signals will overlap. Use the PSpice labeling convention to identify the signals by drawing unique symbols on important parts of each trace. Note that the input has a little box. Use the following: B = + C = D = Ο and E =. This plot shows the basic shape of the signals for all three tests. Specific high and low values are given below. Test A: Signals change when input rises above.8v or falls below.5v Signal B toggles between.5 and.8 volts. (H-L-H-L-H) Signal C toggles between +8V and -0V (H-L-H-L-H) Test B: Signals change when input rises above.v or falls below.48v Signal B toggles between.48 and. volts. (H-L-H-L-H) Signal C toggles between +0V and -8V (H-L-H-L-H) Test C: Signals change when input rises above.v or falls below.57v Signal B toggles between.57 and. volts. (H-L-H-L-H) Signal C toggles between +9V and -7V (H-L-H-L-H) All Tests: Signal D toggles between 0V and some voltage less than 5V (L-H-L-H-L) (You do not know enough about diodes to know the exact voltage, so we accepted anything in this range that was recognizable as not zero.) Signal E is constant at 5V 8) Are the LEDs on or off at the following times ( points)? time LED LED 0.ms ON ON 0.8ms OFF ON.ms ON ON of

ENGR4300 Fall 2005 Test 3A. Name. Section. Question 1 (25 points) Question 2 (25 points) Question 3 (25 points) Question 4 (25 points)

ENGR4 Test A Fall 5 ENGR4 Fall 5 Test A Name Section Question (5 points) Question (5 points) Question (5 points) Question 4 (5 points) Total ( points): Please do not write on the crib sheets. On all questions:

ENGR-4300 Fall 2008 Test 3. Name SOLUTION. Section 1(MR 8:00) 2(TF 2:00) (circle one) Question I (20 points) Question II (15 points)

ENGR-4300 Fall 008 Test 3 Name SOLUTION Section (MR 8:00) (TF :00) (circle one) Question I (0 points) Question II (5 points) Question III (0 points) Question I (0 points) Question (5 points) Total (00

ENGR-2300 Electronic Instrumentation Quiz 3 Fall 2013 Name Section. Question III (25 Points) Question IV (25 Points) Total (100 Points)

ENGR-2300 Electronic Instrumentation Quiz 3 Fall 203 Name Section Question I (25 Points) Question II (25 Points) Question III (25 Points) Question I (25 Points) Total (00 Points) On all questions: SHOW

Where, τ is in seconds, R is in ohms and C in Farads. Objective of The Experiment

Introduction The famous multivibrator circuit was first introduced in a publication by Henri Abraham and Eugene Bloch in 1919. Multivibrators are electronic circuits designed for the purpose of applying

Gates and Flip-Flops

Gates and Flip-Flops Chris Kervick (11355511) With Evan Sheridan and Tom Power December 2012 On a scale of 1 to 10, how likely is it that this question is using binary?...4? What s a 4? Abstract The operation

ECE 220 Laboratory 4 Volt Meter, Comparators, and Timer

ECE 220 Laboratory 4 Volt Meter, Comparators, and Timer Michael W. Marcellin Please follow all rules, procedures and report requirements as described at the beginning of the document entitled ECE 220 Laboratory

Lecture 9: Digital Electronics

Introduction: We can classify the building blocks of a circuit or system as being either analog or digital in nature. If we focus on voltage as the circuit parameter of interest: nalog: The voltage can

Lab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1

Lab 3 Revisited Zener diodes R C 6.091 IAP 2008 Lecture 4 1 Lab 3 Revisited +15 Voltage regulators 555 timers 270 1N758 0.1uf 5K pot V+ V- 2N2222 0.1uf V o. V CC V Vin s = 5 V Vc V c Vs 1 e t = RC Threshold

Hold Time Illustrations

Hold Time Illustrations EE213-L09-Sequential Logic.1 Pingqiang, ShanghaiTech, 2018 Hold Time Illustrations EE213-L09-Sequential Logic.2 Pingqiang, ShanghaiTech, 2018 Hold Time Illustrations EE213-L09-Sequential

Digital Circuits. 1. Inputs & Outputs are quantized at two levels. 2. Binary arithmetic, only digits are 0 & 1. Position indicates power of 2.

Digital Circuits 1. Inputs & Outputs are quantized at two levels. 2. inary arithmetic, only digits are 0 & 1. Position indicates power of 2. 11001 = 2 4 + 2 3 + 0 + 0 +2 0 16 + 8 + 0 + 0 + 1 = 25 Digital

Digital Electronics I

References Digital Electronics I Katz, R.H. (2004). Contemporary logic design. Benjamin/Cummings. Hayes, J.P. (1993). Introduction to digital logic design. Addison-Wesley. Horowitz, P. & Hill, W. (1989).

Homework assignment from , MEMS Capacitors lecture

Homework assignment from 05-02-2006, MEMS Capacitors lecture 1. Calculate the capacitance for a round plate of 100µm diameter with an air gap space of 2.0 µm. C = e r e 0 * A/d (1) e 0 = 8.85E-12 F/m e

ENGR-4300 Electronic Instrumentation Fall 2000

ENGR-400 Electronic Instrumentation Fall 000 Questions about Logic Gates Fall 004 Question : NAND Gate Circuit (6 points) Below is a picture of a series of NAND gates hooked together to form one of the

Digital Electronics. Delay Max. FF Rate Power/Gate High Low (ns) (MHz) (mw) (V) (V) Standard TTL (7400)

P57/67 Lec9, P Digital Electronics Introduction: In electronics we can classify the building blocks of a circuit or system as being either analog or digital in nature. If we focus on voltage as the circuit

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam Solutions

Electrical Engineering 42/00 Summer 202 Instructor: Tony Dear Department of Electrical Engineering and omputer Sciences University of alifornia, Berkeley Final Exam Solutions. Diodes Have apacitance?!?!

MOSIS REPORT. Spring MOSIS Report 1. MOSIS Report 2. MOSIS Report 3

MOSIS REPORT Spring 2010 MOSIS Report 1 MOSIS Report 2 MOSIS Report 3 MOSIS Report 1 Design of 4-bit counter using J-K flip flop I. Objective The purpose of this project is to design one 4-bit counter

Digital Integrated Circuits A Design Perspective

Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Designing Sequential Logic Circuits November 2002 Sequential Logic Inputs Current State COMBINATIONAL

ECE20B Final Exam, 200 Point Exam Closed Book, Closed Notes, Calculators Not Allowed June 12th, Name

C20B Final xam, 200 Point xam Closed Book, Closed Notes, Calculators Not llowed June 2th, 2003 Name Guidelines: Please remember to write your name on your bluebook, and when finished, to staple your solutions

Digital Electronics Final Examination. Part A

Digital Electronics Final Examination Part A Spring 2009 Student Name: Date: Class Period: Total Points: /50 Converted Score: /40 Page 1 of 13 Directions: This is a CLOSED BOOK/CLOSED NOTES exam. Select

Chapter 14 Sequential logic, Latches and Flip-Flops

Chapter 14 Sequential logic, Latches and Flip-Flops Flops Lesson 4 JK Flip Flop Ch14L4-"Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 JK Flip-Flop ve edge triggered Output Q and

(d) describe the action of a 555 monostable timer and then use the equation T = 1.1 RC, where T is the pulse duration

Chapter 1 - Timing Circuits GCSE Electronics Component 2: Application of Electronics Timing Circuits Learners should be able to: (a) describe how a RC network can produce a time delay (b) describe how

Sample Test Paper - I

Scheme G Sample Test Paper - I Course Name : Computer Engineering Group Marks : 25 Hours: 1 Hrs. Q.1) Attempt any THREE: 09 Marks a) Define i) Propagation delay ii) Fan-in iii) Fan-out b) Convert the following:

EE141Microelettronica. CMOS Logic

Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 17: March 23, 2017 Energy and Power Optimization, Design Space Exploration, Synchronous MOS Logic Lecture Outline! Energy and Power Optimization

UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING EXAMINATION SEMESTER /2017

UNIVERSITY OF BOLTON TW35 SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING EXAMINATION SEMESTER 2-2016/2017 INTERMEDIATE DIGITAL ELECTRONICS AND COMMUNICATIONS MODULE NO: EEE5002

CMPEN 411. Spring Lecture 18: Static Sequential Circuits

CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 18: Static Sequential Circuits [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] Sp11

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) State any two Boolean laws. (Any 2 laws 1 mark each)

Subject Code: 17333 Model Answer Page 1/ 27 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model

INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC0 74C/CT/CU/CMOS Logic Family Specifications The IC0 74C/CT/CU/CMOS Logic Package Information The IC0 74C/CT/CU/CMOS

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

WINTER 17 EXAMINATION Subject Name: Digital Techniques Model Answer Subject Code: 17333 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given

on candidate s understanding. 7) For programming language papers, credit may be given to any other program based on equivalent concept.

WINTER 17 EXAMINATION Subject Name: Digital Techniques Model Answer Subject Code: 17333 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given

Experiment 7: Magnitude comparators

Module: Logic Design Lab Name:... University no:.. Group no: Lab Partner Name: Experiment 7: Magnitude comparators Mr. Mohamed El-Saied Objective: Realization of -bit comparator using logic gates. Realization

Mealy & Moore Machines

Mealy & Moore Machines Moore Machine is a finite-state machine whose output values are determined solely by its current state and can be defined as six elements (S, S 0, Σ, Λ, T, G), consisting of the

INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC0 74HC/HCT/HCU/HCMOS Logic Family Specificatio The IC0 74HC/HCT/HCU/HCMOS Logic Package Information The IC0 74HC/HCT/HCU/HCMOS

Vidyalankar S.E. Sem. III [ETRX] Digital Circuits and Design Prelim Question Paper Solution

S.E. Sem. III [ETRX] Digital Circuits and Design Prelim uestion Paper Solution. (a) Static Hazard Static hazards have two cases: static and static. static- hazard exists when the output variable should

INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS

Digital Integrated Circuits A Design Perspective

igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic esigning Sequential Logic Circuits November 2002 Naming Conventions In our text: a latch is level sensitive

Computers also need devices capable of Storing data and information Performing mathematical operations on such data

Sequential Machines Introduction Logic devices examined so far Combinational Output function of input only Output valid as long as input true Change input change output Computers also need devices capable

Vidyalankar S.E. Sem. III [INFT] Analog and Digital Circuits Prelim Question Paper Solution

. (a). (b) S.E. Sem. III [INFT] Analog and Digital Circuits Prelim Question Paper Solution Practical Features of OpAmp (A 74) i) Large voltage gain (of the order of 2 0 5 ) ii) Very high input resistance

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam: Friday, August 10, 2012

Electrical Engineering 42/00 Summer 202 Instructor: Tony Dear Department of Electrical Engineering and Computer Sciences University of California, Berkeley Final Exam: Friday, August 0, 202 Last Name:

School of Computer Science and Electrical Engineering 28/05/01. Digital Circuits. Lecture 14. ENG1030 Electrical Physics and Electronics

Digital Circuits 1 Why are we studying digital So that one day you can design something which is better than the... circuits? 2 Why are we studying digital or something better than the... circuits? 3 Why

GMU, ECE 680 Physical VLSI Design

ECE680: Physical VLSI esign Chapter IV esigning Sequential Logic Circuits (Chapter 7) 1 Sequential Logic Inputs Current State COMBINATIONAL LOGIC Registers Outputs Next state 2 storage mechanisms positive

ENGR-4300 Spring 2009 Test 2. Name: SOLUTION. Section: 1(MR 8:00) 2(TF 2:00) 3(MR 6:00) (circle one) Question I (20 points): Question II (20 points):

ENGR43 Test 2 Spring 29 ENGR43 Spring 29 Test 2 Name: SOLUTION Section: 1(MR 8:) 2(TF 2:) 3(MR 6:) (circle one) Question I (2 points): Question II (2 points): Question III (17 points): Question IV (2 points):

9/18/2008 GMU, ECE 680 Physical VLSI Design

ECE680: Physical VLSI esign Chapter IV esigning Sequential Logic Circuits (Chapter 7) 1 Sequential Logic Inputs Current State COMBINATIONAL LOGIC Registers Outputs Next state 2 storage mechanisms positive

Digital Integrated Circuits A Design Perspective

igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic esigning Sequential Logic Circuits November 2002 Sequential Logic Inputs Current State COMBINATIONAL LOGIC

Fundamentals of Digital Design

Fundamentals of Digital Design Digital Radiation Measurement and Spectroscopy NE/RHP 537 1 Binary Number System The binary numeral system, or base-2 number system, is a numeral system that represents numeric

Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. November Digital Integrated Circuits 2nd Sequential Circuits

igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic esigning i Sequential Logic Circuits November 2002 Sequential Logic Inputs Current State COMBINATIONAL

PAST EXAM PAPER & MEMO N3 ABOUT THE QUESTION PAPERS:

EKURHULENI TECH COLLEGE. No. 3 Mogale Square, Krugersdorp. Website: www. ekurhulenitech.co.za Email: info@ekurhulenitech.co.za TEL: 011 040 7343 CELL: 073 770 3028/060 715 4529 PAST EXAM PAPER & MEMO N3

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset Description: The NTE74HC109 is a dual J K flip flip with set and reset in a 16 Lead plastic DIP

Summary Notes ALTERNATING CURRENT AND VOLTAGE

HIGHER CIRCUIT THEORY Wheatstone Bridge Circuit Any method of measuring resistance using an ammeter or voltmeter necessarily involves some error unless the resistances of the meters themselves are taken

SUMMER 18 EXAMINATION Subject Name: Principles of Digital Techniques Model Answer Subject Code:

Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

ELCT201: DIGITAL LOGIC DESIGN

ELCT201: DIGITAL LOGIC DESIGN Dr. Eng. Haitham Omran, haitham.omran@guc.edu.eg Dr. Eng. Wassim Alexan, wassim.joseph@guc.edu.eg Lecture 6 Following the slides of Dr. Ahmed H. Madian محرم 1439 ه Winter

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Total Power. Energy and Power Optimization. Worksheet Problem 1

ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 16: March 20, 2018 Energy and Power Optimization, Design Space Exploration Lecture Outline! Energy and Power Optimization " Tradeoffs! Design

F14 Memory Circuits. Lars Ohlsson

Lars Ohlsson 2018-10-18 F14 Memory Circuits Outline Combinatorial vs. sequential logic circuits Analogue multivibrator circuits Noise in digital circuits CMOS latch CMOS SR flip flop 6T SRAM cell 1T DRAM

XI STANDARD [ COMPUTER SCIENCE ] 5 MARKS STUDY MATERIAL.

2017-18 XI STANDARD [ COMPUTER SCIENCE ] 5 MARKS STUDY MATERIAL HALF ADDER 1. The circuit that performs addition within the Arithmetic and Logic Unit of the CPU are called adders. 2. A unit that adds two

EET 310 Flip-Flops 11/17/2011 1

EET 310 Flip-Flops 11/17/2011 1 FF s and some Definitions Clock Input: FF s are controlled by a trigger or Clock signal. All FF s have a clock input. If a device which attempts to do a FF s task does not

Roger L. Tokheim. Chapter 8 Counters Glencoe/McGraw-Hill

Digital Electronics Principles & Applications Sixth Edition Roger L. Tokheim Chapter 8 Counters 2003 Glencoe/McGraw-Hill INTRODUCTION Overview of Counters Characteristics of Counters Ripple Up Counter

Sequential Logic. Rab Nawaz Khan Jadoon DCS. Lecturer COMSATS Lahore Pakistan. Department of Computer Science

Sequential Logic Rab Nawaz Khan Jadoon DCS COMSATS Institute of Information Technology Lecturer COMSATS Lahore Pakistan Digital Logic and Computer Design Sequential Logic Combinational circuits with memory

Digital Electronics. Part A

Digital Electronics Final Examination Part A Winter 2004-05 Student Name: Date: lass Period: Total Points: Multiple hoice Directions: Select the letter of the response which best completes the item or

PHYSICS 171 UNIVERSITY PHYSICS LAB II. Experiment 6. Transient Response of An RC Circuit

PHYSICS 171 UNIVERSITY PHYSICS LAB II Experiment 6 Transient Response of An RC Circuit Equipment: Supplies: Function Generator, Dual Trace Oscilloscope.002 Microfarad, 0.1 Microfarad capacitors; 1 Kilohm,

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1

Electronic Systems C3 3/05/2009 Politecnico di Torino ICT school Lesson C3 ELECTONIC SYSTEMS C OPEATIONAL AMPLIFIES C.3 Op Amp circuits» Application examples» Analysis of amplifier circuits» Single and

Lab #10: Design of Finite State Machines

Lab #10: Design of Finite State Machines ECE/COE 0501 Date of Experiment: 3/1/2017 Report Written: 3/4/2017 Submission Date: 3/15/2017 Nicholas Haver nicholas.haver@pitt.edu 1 H a v e r PURPOSE The purpose

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) SUMMER 14 EXAMINATION Model Answer

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC 27001 2005 Certified) SUMMER 14 EXAMINATION Model Answer Subject Code : 17320 Page No: 1/34 Important Instructions to examiners: 1)

INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specificatio The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS

74VHC123A Dual Retriggerable Monostable Multivibrator

Dual Retriggerable Monostable Multivibrator General Description The VHC123A is an advanced high speed CMOS Monostable Multivibrator fabricated with silicon gate CMOS technology. It achieves the high speed

Digital Signal 2 N Most Significant Bit (MSB) Least. Bit (LSB)

1 Digital Signal Binary or two stages: 0 (Low voltage 0-3 V) 1 (High voltage 4-5 V) Binary digit is called bit. Group of bits is called word. 8-bit group is called byte. For N-bit base-2 number = 2 N levels

Digital Signal 2 N Most Significant Bit (MSB) Least. Bit (LSB)

1 Digital Signal Binary or two stages: 0 (Low voltage 0-3 V) 1 (High voltage 4-5 V) Binary digit is called bit. Group of bits is called word. 8-bit group is called byte. For N-bit base-2 number = 2 N levels

EGC221: Digital Logic Lab

Division of Engineering Programs EGC221: Digital Logic Lab Experiment #1 Basic Logic Gate Simulation Student s Name: Student s Name: Reg. no.: Reg. no.: Semester: Fall 2016 Date: 07 September 2016 Assessment:

University of Florida EEL 3701 Fall 2014 Dr. Eric. M. Schwartz Department of Electrical & Computer Engineering Wednesday, 15 October 2014

Page 1/12 Exam 1 May the Schwartz Instructions: be with you! Turn off all cell phones and other noise making devices and put away all electronics Show all work on the front of the test papers Box each

74VHC221A Dual Non-Retriggerable Monostable Multivibrator

April 1994 Revised May 1999 74VHC221A Dual Non-Retriggerable Monostable Multivibrator General Description The VHC221A is an advanced high speed CMOS Monostable Multivibrator fabricated with silicon gate

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EECS 40 Spring 2000 Introduction to Microelectronic Devices Prof. King MIDTERM EXAMINATION

ATS177. General Description. Features. Applications. Ordering Information SINGLE OUTPUT HALL EFFECT LATCH ATS177 - P L - X - X

Features General Description 3.5V to 20V DC operation voltage Temperature compensation Wide operating voltage range Open-Collector pre-driver 25mA maximum sinking output current Reverse polarity protection

CMPE12 - Notes chapter 2. Digital Logic. (Textbook Chapters and 2.1)"

CMPE12 - Notes chapter 2 Digital Logic (Textbook Chapters 3.1-3.5 and 2.1)" Truth table" The most basic representation of a logic function." Brute force representation listing the output for all possible

Designing Information Devices and Systems II Fall 2017 Miki Lustig and Michel Maharbiz Homework 1. This homework is due September 5, 2017, at 11:59AM.

EECS 16 Designing Information Devices and Systems II Fall 017 Miki Lustig and Michel Maharbiz Homework 1 This homework is due September 5, 017, at 11:59M. 1. Fundamental Theorem of Solutions to Differential

EECE 2150 Circuits and Signals, Biomedical Applications Final Exam Section 3

EECE 2150 Circuits and Signals, Biomedical Applications Final Exam Section 3 Instructions: Closed book, closed notes; Computers and cell phones are not allowed You may use the equation sheet provided but

04. What is the Mod number of the counter circuit shown below? Assume initially reset.

. Which of the following is the state diagram for the Meale machine shown below. 4. What is the Mod number of the counter circuit shown below? Assume initiall reset. input CLK D output D D a. b. / / /

55:041 Electronic Circuits The University of Iowa Fall Final Exam

Final Exam Name: Score Max: 135 Question 1 (1 point unless otherwise noted) a. What is the maximum theoretical efficiency for a class-b amplifier? Answer: 78% b. The abbreviation/term ESR is often encountered

Chapter 5 Synchronous Sequential Logic

Chapter 5 Synchronous Sequential Logic Sequential circuit: A circuit that includes memory elements. In this case the output depends not only on the current input but also on the past inputs. Memory A synchronous

NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package. *MR for LS160A and LS161A *SR for LS162A and LS163A

BCD DECADE COUNTERS/ 4-BIT BINARY COUNTERS The LS160A/ 161A/ 162A/ 163A are high-speed 4-bit synchronous counters. They are edge-triggered, synchronously presettable, and cascadable MSI building blocks

PHYS225 Lecture 9. Electronic Circuits

PHYS225 Lecture 9 Electronic Circuits Last lecture Field Effect Transistors Voltage controlled resistor Various FET circuits Switch Source follower Current source Similar to BJT Draws no input current

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC - 27001-2005 Certified) Subject Code: 12069 SUMMER 13 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should

Experiment FT1: Measurement of Dielectric Constant

Experiment FT1: Measurement of Dielectric Constant Name: ID: 1. Objective: (i) To measure the dielectric constant of paper and plastic film. (ii) To examine the energy storage capacity of a practical capacitor.

Lab Manual Solutions Industrial Control Electronics: Devices, Systems, and Applications

Lab Manual Solutions Industrial Control Electronics: Devices, Systems, and Applications 3rd edition Terry L.M. Bartelt Australia Canada Mexico Singapore Spain United Kingdom United States . analog 2. linear

mith College Computer Science CSC270 Spring 16 Circuits and Systems Lecture Notes Week 3 Dominique Thiébaut

mith College Computer Science CSC270 Spring 16 Circuits and Systems Lecture Notes Week 3 Dominique Thiébaut dthiebaut@smith.edu Crash Course in Electricity and Electronics Zero Physics background expected!

S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques

S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques Time: 3 Hrs.] Prelim Question Paper Solution [Marks : 100 Q.1(a) Attempt any SIX of the following : [12]

Topic 4. The CMOS Inverter

Topic 4 The CMOS Inverter Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk Topic 4-1 Noise in Digital Integrated

Combinatorial and Sequential CMOS Circuits Dr. Lynn Fuller Webpage:

ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Combinatorial and Sequential CMOS Circuits Webpage: http://people.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585)

Chapter 7. Sequential Circuits Registers, Counters, RAM

Chapter 7. Sequential Circuits Registers, Counters, RAM Register - a group of binary storage elements suitable for holding binary info A group of FFs constitutes a register Commonly used as temporary storage

SCHOOL OF COMPUTING, ENGINEERING AND MATHEMATICS SEMESTER 1 EXAMINATIONS 2012/2013 XE121. ENGINEERING CONCEPTS (Test)

s SCHOOL OF COMPUTING, ENGINEERING AND MATHEMATICS SEMESTER EXAMINATIONS 202/203 XE2 ENGINEERING CONCEPTS (Test) Time allowed: TWO hours Answer: Attempt FOUR questions only, a maximum of TWO questions

Time Varying Circuit Analysis

MAS.836 Sensor Systems for Interactive Environments th Distributed: Tuesday February 16, 2010 Due: Tuesday February 23, 2010 Problem Set # 2 Time Varying Circuit Analysis The purpose of this problem set

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at

BER KELEY D AV IS IR VINE LOS AN GELES RIVERS IDE SAN D IEGO S AN FRANCISCO

UN IVERSIT Y O F CA LIFO RNI A AT BERKELEY BER KELEY D AV IS IR VINE LOS AN GELES RIVERS IDE SAN D IEGO S AN FRANCISCO SAN TA BARBA RA S AN TA CRUZ De p a r tm en t of Ele ctr i ca l En gin e e rin g a

INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS

Synchronous Sequential Circuit

Synchronous Sequential Circuit The change of internal state occurs in response to the synchronized clock pulses. Data are read during the clock pulse (e.g. rising-edge triggered) It is supposed to wait