ENGR4300 Fall 2005 Test 3S. Name solution. Section. Question 1 (25 points) Question 2 (25 points) Question 3 (25 points) Question 4 (25 points)


 Abigail Fisher
 1 years ago
 Views:
Transcription
1 ENGR400 Test S Fall 005 ENGR400 Fall 005 Test S Name solution Section uestion (5 points) uestion (5 points) uestion (5 points) uestion 4 (5 points) Total (00 points): Please do not write on the crib sheets. On all questions: SHOW ALL WORK. BEGIN WITH FORMULAS, THEN SUBSTITUTE VALUES AND UNITS. No credit will be given for numbers that appear without justification. of
2 ENGR400 Test S Fall 005 uestion Astable Multivibrator (5 points) The multivibrator above was built with the 555 timer chip shown. In the diagram, Vs is the source voltage, Vc is the voltage across the capacitor C, and V D is the voltage at the discharge pin of the timer. You are given the following component values: Test A: R = 4.7k ohms R = 6.8k ohms C = 0.68µF Vs = 6V Test B: R =.k ohms R = 4.7k ohms C =.5µF Vs = V Test C: R = 6.8k ohms R = 8.6k ohms C = 0.47µF Vs = 5V ) Calculate the on time and off time of the multivibrator. (4 pt) T = 0.69( R + R) C T = 0.69(4.7K+6.8K)(0.68µ) = 5.4ms T = 0.69( R) C T = 0.69(6.8k)(0.68µ) =.0ms Test A: Ton = 5.4ms Toff =.0ms Test B: Ton = 7.7ms Toff = 4.89ms Test C: Ton = 5.0ms Toff =.80ms ) Calculate the frequency and period of the multivibrator. (4 pt) T=Ton + Toff f=/t T=5.4m+.0m = 8.6ms f=/8.6m=6hz Test A: T = 8.6ms f = 6 Hz Test B: T =.06ms f = 8.9 Hz Test C: T = 7.8ms f = 8 Hz ) Calculate the duty cycle of the multivibrator. ( pt) DC = 00*Ton/T DC=00*5.4m/8.6m=6.9% Test A: DC = 6.9% Test B: DC = 59.5% Test C: DC = 64.% of
3 ENGR400 Test S Fall 005 4) In theory, what are the maximum and minimum voltage across the capacitor, Vc? ( pt) Vmin = Vs/ Vmax = *Vs/ Vmin=6/=V Vmax = *6/ = 4V Test A: Vmin = V Vmax = 4V Test B: Vmin = 4V Vmax = 8V Test C: Vmin =.67V Vmax =.V 5) When the transistor inside the 555 timer is closed, the output at pin 7 is grounded, and therefore, equal to zero. When the transistor is open, the output at pin 7 can be found using the voltage divider formed by R and R. Find an expression for the voltage at pin 7 (when pin 7 is not grounded) in terms of the voltage across the capacitor, Vc, the source voltage, Vs, and the two resistors R and R. [Hint: Recall how you calculate the voltage at the noninverting input for a Schmitt trigger.] Do not substitute values. ( pt) R V D = + R + R ( VS VC ) VC This can be simplified further, but it is not necessary. 6) Use the equation in 5) to find the maximum and minimum voltage at pin 7 when the transistor is open. ( pt) V Dlow = [6.8k/(6.8k+4.7k)](6) + = 4.6V V Dhigh = [6.8k/(6.8k+4.7k)](64) + 4 = 5.8V Test A: V Dlow = 4.6V V Dhigh = 5.8V Test B: V Dlow = 9.44V V Dhigh = 0.7V Test C: V Dlow =.5V V Dhigh = 4.7V 7) On the graph below, identify the outputs at pin (, 6), 7 and of the multivibrator. Identify both parts of the cycle for each. (6 pt) This shows the basic shape of the signals. The image on each test was different. of
4 ENGR400 Test S Fall 005 uestion Combinational Logic Circuits (5 points) Test A and B: ) You are given the following circuit A UA 74 C UA 740 F UA 7486 E B UA 7400 D U5A 7408 G a) Fill out the truth table below (0 pt) A B C D E F G b) What gate is the output at G equivalent to (circle one)? ( pt) AND NAND OR NOR XOR XNOR NOT ) Fill out the truth table below to prove the following relationship: (4 pt) ( A B) + ( A B) + ( A B) then = A B if = + A B A B A B A B A B A+B of
5 ENGR400 Test S Fall 005 Test C: ) You are given the following circuit A U5A 7408 C UA 740 F UA E 7400 B UA 7486 D U5A 7408 G a) Fill out the truth table below (0 pt) A B C D E F G b) What gate is the output at G equivalent to (circle one)? ( pt) AND NAND OR NOR XOR XNOR NOT ) Fill out the truth table below to prove the following relationship: (4 pt) if = ( A + B) ( A + B) ( A + B) then = A B A B A B A + B A + B A + B A B of
6 ENGR400 Test S Fall 005 uestion Sequential Logic Gates (5 points) uiz A and B: You are given the following circuit DSTM provides the clock for the counter. DSTM provides the clock to the two flip flops. DSTM provides an initial reset pulse to all the sequential chips. Therefore, you can assume that A, B, C, D,, and are all initially low. DSTM UA UA A A 4 B 5 C 6 D CLR 749 U4A 4 J K CLR U6A 7407 DSTM UA U5A 4 J K CLR U7A 7407 ) Sketch the timing trace for each of the signals shown. (4 pt) 6 of
7 ENGR400 Test S Fall 005 uiz C: You are given the following circuit DSTM provides the clock for the counter. DSTM provides the clock to the two flip flops. DSTM provides an initial reset pulse to all the sequential chips. Therefore, you can assume that A, B, C, D,, and are all initially low. DSTM UA UA A A 4 B 5 C 6 D CLR 749 U4A 4 J K CLR U6A 7407 DSTM UA U5A 4 J K CLR U7A 7407 ) Sketch the timing trace for each of the signals shown. (4 pt) 7 of
8 ENGR400 Test S Fall 005 ) We take the output of this circuit and use it as the input to the transistor circuit shown below: uiz A uiz B and C Fill in the following table for all possible values of and. (4 pt) uiz A uiz B and C Vout 0V 0V 5V 0V 5V 5V 5V 0V 5V 5V 5V 0V Vout 0V 0V 5V 0V 5V 0V 5V 0V 0V 5V 5V 0V ) What are the values of the signals at, and Vout after 8.9 milliseconds? ( pt) All Tests: : 0V : 0V Vout: 5V 8 of
9 ENGR400 Test S Fall 005 uiz A and B 4) IC chips have a standard numbering convention that you should now know. Label pins #8 on the IC below. (HINT: It doesn t matter what the chip s function is just label #, #, ). ( pt) 5) Like opamps, IC chips need two power connections in order to function. Label the power (Vcc) and ground pins on the IC chip pictured below with the appropriate voltage values. ( pt) 6) The chip contains more than one inverter. How many does it contain? ( pt) 6 7) You ve primarily used two types of capacitors in the studio: electrolytic and ceramic disc, each shown below: Electrolytic: Ceramic Disc: Which one is polarized (e.g. has a + and lead) (circle one)? ( pt) neither electrolytic ceramic disc both 9 of
10 ENGR400 Test S Fall 005 uiz C 4) IC chips have a standard numbering convention that you should now know. Label pins #8 on the IC below. (HINT: It doesn t matter what the chip s function is just label #, #, ). ( pt) 5) We ve talked about the use of bypass capacitors when working with digital logic chips. Which answer below best describes where they should be located and why we use them? ( pt) a. Place one or more between digital logic inputs and ground to smooth the sharp transients of digital switching signals that could otherwise corrupt proper chip operation. b. Place one or more in series with logic power (Vcc) where it enters the protoboard to filter noise coming from the power supply. c. Place one or more in parallel with Vcc and ground at each chip to filter noise. d. Place only one between Vcc and high speed logic chip outputs to suppress output oscillation (e.g. ringing). 6) What was the recommended range of bypass capacitor values given for the TTL logic family used in the studio? (circle one) ( pt) a) 0.pF 0.5pF b) 0.0nF 0.nF c) 0.0uF 0.uF d) 0.uF 0uF e) 0uF 00uF f) I don t know because I slept through that lecture. 7) You ve primarily used two types of capacitors in the studio: electrolytic and ceramic disc, each shown below: Electrolytic: Ceramic Disc: Which one is polarized (e.g. has a + and lead) (circle one)? ( pt) neither electrolytic ceramic disc both 0 of
11 ENGR400 Test S Fall 005 uestion 4 Switching Circuits (5 points) _ + _ + uiz A: V=4V V= 0V V4=V V5=8V R4=0k R5=k uiz B: V=6V V= 8V V4=V V5=0V R4=0k R5=k uiz C: V=5V V= 7V V4=V V5=9V R4=40k R5=k ) In the circuit shown, circle the model of a Schmitt trigger. ( pt) ) What is the reference voltage of the Schmitt trigger model? ( pt) Test A: Vref = V Test B: Vref = V Test C: Vref=V ) If the opamp is putting out its maximum voltage at C, what is the voltage at point B, the noninverting input to the opamp? ( pt) R v + = vout Vref + V R R ( ) + ref v+ = [k/(k+0k)](8) + =.75V Test A: v+ =.8V Test B: v+ =.V Test C: v+ =.V 4) If the opamp is putting out is minimum voltage at point C, what is the voltage at point B, the noninverting input to the opamp? ( pt) R v + = vout Vref + V R R ( ) + ref v+ = [k/(k+0k)](0 ) + =.5V Test A: v+ =.5V Test B: v+ =.48V Test C: v+ =.57V of
12 ENGR400 Test S Fall 005 5) On the following plot, the input at point A is shown. a) Mark the upper and lower thresholds of the hysteresis ( pt), and b) sketch and label the output at points B, C, D and E for the input shown. ( pt) Many of the signals will overlap. Use the PSpice labeling convention to identify the signals by drawing unique symbols on important parts of each trace. Note that the input has a little box. Use the following: B = + C = D = Ο and E =. This plot shows the basic shape of the signals for all three tests. Specific high and low values are given below. Test A: Signals change when input rises above.8v or falls below.5v Signal B toggles between.5 and.8 volts. (HLHLH) Signal C toggles between +8V and 0V (HLHLH) Test B: Signals change when input rises above.v or falls below.48v Signal B toggles between.48 and. volts. (HLHLH) Signal C toggles between +0V and 8V (HLHLH) Test C: Signals change when input rises above.v or falls below.57v Signal B toggles between.57 and. volts. (HLHLH) Signal C toggles between +9V and 7V (HLHLH) All Tests: Signal D toggles between 0V and some voltage less than 5V (LHLHL) (You do not know enough about diodes to know the exact voltage, so we accepted anything in this range that was recognizable as not zero.) Signal E is constant at 5V 8) Are the LEDs on or off at the following times ( points)? time LED LED 0.ms ON ON 0.8ms OFF ON.ms ON ON of
Gates and FlipFlops
Gates and FlipFlops Chris Kervick (11355511) With Evan Sheridan and Tom Power December 2012 On a scale of 1 to 10, how likely is it that this question is using binary?...4? What s a 4? Abstract The operation
More informationDigital Integrated Circuits A Design Perspective
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Designing Sequential Logic Circuits November 2002 Sequential Logic Inputs Current State COMBINATIONAL
More informationDepartment of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam Solutions
Electrical Engineering 42/00 Summer 202 Instructor: Tony Dear Department of Electrical Engineering and omputer Sciences University of alifornia, Berkeley Final Exam Solutions. Diodes Have apacitance?!?!
More informationDigital Electronics Final Examination. Part A
Digital Electronics Final Examination Part A Spring 2009 Student Name: Date: Class Period: Total Points: /50 Converted Score: /40 Page 1 of 13 Directions: This is a CLOSED BOOK/CLOSED NOTES exam. Select
More informationEE141Microelettronica. CMOS Logic
Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit
More informationGMU, ECE 680 Physical VLSI Design
ECE680: Physical VLSI esign Chapter IV esigning Sequential Logic Circuits (Chapter 7) 1 Sequential Logic Inputs Current State COMBINATIONAL LOGIC Registers Outputs Next state 2 storage mechanisms positive
More information9/18/2008 GMU, ECE 680 Physical VLSI Design
ECE680: Physical VLSI esign Chapter IV esigning Sequential Logic Circuits (Chapter 7) 1 Sequential Logic Inputs Current State COMBINATIONAL LOGIC Registers Outputs Next state 2 storage mechanisms positive
More informationJan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. November Digital Integrated Circuits 2nd Sequential Circuits
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic esigning i Sequential Logic Circuits November 2002 Sequential Logic Inputs Current State COMBINATIONAL
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC0 74HC/HCT/HCU/HCMOS Logic Family Specificatio The IC0 74HC/HCT/HCU/HCMOS Logic Package Information The IC0 74HC/HCT/HCU/HCMOS
More informationEECE 2150 Circuits and Signals, Biomedical Applications Final Exam Section 3
EECE 2150 Circuits and Signals, Biomedical Applications Final Exam Section 3 Instructions: Closed book, closed notes; Computers and cell phones are not allowed You may use the equation sheet provided but
More informationSCHOOL OF COMPUTING, ENGINEERING AND MATHEMATICS SEMESTER 1 EXAMINATIONS 2012/2013 XE121. ENGINEERING CONCEPTS (Test)
s SCHOOL OF COMPUTING, ENGINEERING AND MATHEMATICS SEMESTER EXAMINATIONS 202/203 XE2 ENGINEERING CONCEPTS (Test) Time allowed: TWO hours Answer: Attempt FOUR questions only, a maximum of TWO questions
More informationNOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual InLine Package. *MR for LS160A and LS161A *SR for LS162A and LS163A
BCD DECADE COUNTERS/ 4BIT BINARY COUNTERS The LS160A/ 161A/ 162A/ 163A are highspeed 4bit synchronous counters. They are edgetriggered, synchronously presettable, and cascadable MSI building blocks
More informationCapacitors are devices which can store electric charge. They have many applications in electronic circuits. They include:
CAPACITORS Capacitors are devices which can store electric charge They have many applications in electronic circuits They include: forming timing elements, waveform shaping, limiting current in AC circuits
More informationTime Varying Circuit Analysis
MAS.836 Sensor Systems for Interactive Environments th Distributed: Tuesday February 16, 2010 Due: Tuesday February 23, 2010 Problem Set # 2 Time Varying Circuit Analysis The purpose of this problem set
More informationLECTURE 28. Analyzing digital computation at a very low level! The Latch Pipelined Datapath Control Signals Concept of State
Today LECTURE 28 Analyzing digital computation at a very low level! The Latch Pipelined Datapath Control Signals Concept of State Time permitting, RC circuits (where we intentionally put in resistance
More informationRC, RL, and LCR Circuits
RC, RL, and LCR Circuits EK307 Lab Note: This is a two week lab. Most students complete part A in week one and part B in week two. Introduction: Inductors and capacitors are energy storage devices. They
More informationof Digital Electronics
26 Digital Electronics 729 Digital Electronics 26.1 Analog and Digital Signals 26.3 Binary Number System 26.5 Decimal to Binary Conversion 26.7 Octal Number System 26.9 BinaryCoded Decimal Code (BCD Code)
More informationSwitched Capacitor Circuits II. Dr. Paul Hasler Georgia Institute of Technology
Switched Capacitor Circuits II Dr. Paul Hasler Georgia Institute of Technology Basic SwitchCap Integrator = [n1]  ( / ) H(jω) =  ( / ) 1 1  e jωt ~  ( / ) / jωt (z)  z 1 1 (z) = H(z) =  ( / )
More informationUNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences Elad Alon Homework #2 EECS141 Due Thursday, September 9, 5pm, box in 240 Cory PROBLEM
More informationLecture 6: TimeDependent Behaviour of Digital Circuits
Lecture 6: TimeDependent Behaviour of Digital Circuits Two rather different quasiphysical models of an inverter gate were discussed in the previous lecture. The first one was a simple delay model. This
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More informationDS0026 Dual HighSpeed MOS Driver
Dual HighSpeed MOS Driver General Description DS0026 is a low cost monolithic high speed two phase MOS clock driver and interface circuit. Unique circuit design provides both very high speed operation
More informationCOEN 312 DIGITAL SYSTEMS DESIGN  LECTURE NOTES Concordia University
1 OEN 312 DIGIAL SYSEMS DESIGN  LEURE NOES oncordia University hapter 6: Registers and ounters NOE: For more examples and detailed description of the material in the lecture notes, please refer to the
More informationHIGH SPEED10 MBit/s LOGIC GATE OPTOCOUPLERS
DESCRIPTION The / optocouplers consist of an AlGaAS LED, optically coupled to a very high speed integrated photodetector logic gate with a strobable output. The devices are housed in a compact smalloutline
More informationTransient response of RC and RL circuits ENGR 40M lecture notes July 26, 2017 ChuanZheng Lee, Stanford University
Transient response of C and L circuits ENG 40M lecture notes July 26, 2017 ChuanZheng Lee, Stanford University esistor capacitor (C) and resistor inductor (L) circuits are the two types of firstorder
More informationUNIT 8A Computer Circuitry: Layers of Abstraction. Boolean Logic & Truth Tables
UNIT 8 Computer Circuitry: Layers of bstraction 1 oolean Logic & Truth Tables Computer circuitry works based on oolean logic: operations on true (1) and false (0) values. ( ND ) (Ruby: && ) 0 0 0 0 0 1
More informationCs302 Quiz for MID TERM Exam Solved
Question # 1 of 10 ( Start time: 01:30:33 PM ) Total Marks: 1 Caveman used a number system that has distinct shapes: 4 5 6 7 Question # 2 of 10 ( Start time: 01:31:25 PM ) Total Marks: 1 TTL based devices
More informationBoolean Algebra and Digital Logic 2009, University of Colombo School of Computing
IT 204 Section 3.0 Boolean Algebra and Digital Logic Boolean Algebra 2 Logic Equations to Truth Tables X = A. B + A. B + AB A B X 0 0 0 0 3 Sum of Products The OR operation performed on the products of
More informationAN6783S. IC for long interval timer. ICs for Timer. Overview. Features. Applications. Block Diagram
IC for long interval timer Overview The is an IC designed for a long interval timer. It is oscillated by using the external resistor and capacitor, and the oscillation frequency divided by a  stage F.F.
More informationCharacteristic of Capacitors
3.5. The Effect of Non ideal Capacitors Characteristic of Capacitors 12 0 (db) 10 20 30 capacitor 0.001µF (1000pF) Chip monolithic 40 twoterminal ceramic capacitor 0.001µF (1000pF) 2.0 x 1.25 x 0.6 mm
More informationBinary addition (1bit) P Q Y = P + Q Comments Carry = Carry = Carry = Carry = 1 P Q
Digital Arithmetic In Chapter 2, we have discussed number systems such as binary, hexadecimal, decimal, and octal. We have also discussed sign representation techniques, for example, signbit representation
More informationBoole Algebra and Logic Series
S1 Teknik Telekomunikasi Fakultas Teknik Elektro oole lgebra and Logic Series 2016/2017 CLO1Week2asic Logic Operation and Logic Gate Outline Understand the basic theory of oolean Understand the basic
More informationLecture 14: State Tables, Diagrams, Latches, and Flip Flop
EE210: Switching Systems Lecture 14: State Tables, Diagrams, Latches, and Flip Flop Prof. YingLi Tian Nov. 6, 2017 Department of Electrical Engineering The City College of New York The City University
More informationProgrammable Timer HighPerformance SiliconGate CMOS
TECNICAL DATA Programmable Timer ighperformance Siliconate CMOS The IW1B programmable timer consists of a 16stage binary counter, an oscillator that is controlled by external RC components (2 resistors
More informationDistributed by: www.jameco.com 18008314242 The content and copyrights of the attached material are the property of its owner. INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download:
More informationChapter 1: Logic systems
Chapter 1: Logic systems 1: Logic gates Learning Objectives: At the end of this topic you should be able to: identify the symbols and truth tables for the following logic gates: NOT AND NAND OR NOR XOR
More informationLecture 320 Improved OpenLoop Comparators and Latches (3/28/10) Page 3201
Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 321 LECTURE 32 IMPROVED OPENLOOP COMPARATORS AND LATCHES LECTURE ORGANIZATION Outline Autozeroing Hysteresis Simple es Summary CMOS Analog
More informationChapter 9. Estimating circuit speed. 9.1 Counting gate delays
Chapter 9 Estimating circuit speed 9.1 Counting gate delays The simplest method for estimating the speed of a VLSI circuit is to count the number of VLSI logic gates that the input signals must propagate
More informationDATASHEET CD4093BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Quad 2Input NAND Schmitt Triggers
DATASHEET CD9BMS CMOS Quad Input NAND Schmitt Triggers FN Rev. December 199 Features High Voltage Types (V Rating) Schmitt Trigger Action on Each Input With No External Components Hysteresis Voltage Typically.9V
More informationEXPERIMENT 07 TO STUDY DC RC CIRCUIT AND TRANSIENT PHENOMENA
EXPERIMENT 07 TO STUDY DC RC CIRCUIT AND TRANSIENT PHENOMENA DISCUSSION The capacitor is a element which stores electric energy by charging the charge on it. Bear in mind that the charge on a capacitor
More informationNonlinear Opamp Circuits
deba21pratim@gmail.com Electronic Systems Group Department of Electrical Engineering IIT Bombay May 3, 2013 Overview of opamp operating regions Linear Region Occurs when the opamp output is stable i.e.
More informationDept. of ECE, CIT, Gubbi Page 1
Verification: 1) A.B = A + B 7404 7404 7404 A B A.B A.B 0 0 0 1 0 1 0 1 1 0 0 1 1 1 1 0 A B A B A + B 0 0 1 1 1 0 1 1 0 1 1 0 0 1 1 1 1 0 0 0 2) A+B = A. B 7404 7404 7404 A B A+B A+B 0 0 0 1 0 1 1 0 1
More informationDual D FlipFlop with Set and Reset HighSpeed SiliconGate CMOS
TECHNICAL DATA IN74ACT74 Dual D FlipFlop with Set and Reset HighSpeed SiliconGate CMOS The IN74ACT74 is identical in pinout to the LS/ALS74, HC/HCT74. The IN74ACT74 may be used as a level converter
More informationSwitched Capacitor Circuits I. Prof. Paul Hasler Georgia Institute of Technology
Switched Capacitor Circuits I Prof. Paul Hasler Georgia Institute of Technology Switched Capacitor Circuits Making a resistor using a capacitor and switches; therefore resistance is set by a digital clock
More informationNAND, NOR and XOR functions properties
Laboratory NAND, NOR and XOR functions properties. Laboratory work goals Enumeration of NAND, NOR and XOR functions properties Presentation of NAND, NOR and XOR modules Realisation of circuits with gates
More informationDIGITAL LOGIC CIRCUITS
DIGITAL LOGIC CIRCUITS Introduction Logic Gates Boolean Algebra Map Specification Combinational Circuits FlipFlops Sequential Circuits Memory Components Integrated Circuits Digital Computers 2 LOGIC GATES
More informationEE115C Digital Electronic Circuits Homework #5
EE115C Digital Electronic Circuits Homework #5 Due Thursday, May 13, 6pm @ 56147E EIV Problem 1 Elmore Delay Analysis Calculate the Elmore delay from node A to node B using the values for the resistors
More informationDigital Logic: Boolean Algebra and Gates. Textbook Chapter 3
Digital Logic: Boolean Algebra and Gates Textbook Chapter 3 Basic Logic Gates XOR CMPE12 Summer 2009 022 Truth Table The most basic representation of a logic function Lists the output for all possible
More informationRegulated 3.3V Charge Pump MAX679
191217; Rev ; 4/97 Regulated 3.3 Charge Pump General Description The stepup, regulated charge pump generates a 3.3 ±4% output voltage from a 1.8 to 3.6 input voltage (two alkaline, NiCd, or NiMH; or
More informationCHAPTER 14 SIGNAL GENERATORS AND WAVEFORM SHAPING CIRCUITS
CHAPTER 4 SIGNA GENERATORS AND WAEFORM SHAPING CIRCUITS Chapter Outline 4. Basic Principles of Sinusoidal Oscillators 4. Op Amp RC Oscillators 4.3 C and Crystal Oscillators 4.4 Bistable Multivibrators
More informationHigh Reliability Hallogic Hall Effect Sensors OMH090, OMH3019, OMH3020, OMH3040, OMH3075, OMH3131 (B, S versions)
High Reliability Hallogic Hall Features: Designed for noncontact switching operations Operates over a broad range of supply voltages Excellent temperature stability operates in harsh environments Suitable
More informationIntroduction to Phase Locked Loop (PLL) DIGITAVID, Inc. Ahmed AbuHajar, Ph.D.
Introduction to Phase Locked Loop (PLL) DIGITAVID, Inc. Ahmed AbuHajar, Ph.D. abuhajar@digitavid.net Presentation Outline What is Phase Locked Loop (PLL) Basic PLL System Problem of Lock Acquisition Phase/Frequency
More informationNTE74176 Integrated Circuit TTL 35Mhz Presettable Decade Counter/Latch
NTE74176 Integrated Circuit TTL 35Mhz Presettable Decade Counter/Latch Description: The NTE74176 is a high speed monolithic counter in a 14 Lead plastic DIP type package consisting of four DC coupled master
More informationCombinational logic systems
Combinational logic systems Learners should be able to: (a) recognise 1/0 as twostate logic levels (b) identify and use NOT gates and 2input AND, OR, NAND and NOR gates, singly and in combination (c)
More informationHCC/HCF4093B QUAD 2INPUT NAND SCHMIDT TRIGGERS
QUAD 2INPUT NAND SCHMIDT TRIGGERS SCHMITTTRIGGER ACTION ON EACH INPUT WITH NO EXTERNAL COMPONENTS HYSTERESIS OLTAGE TYPICALLY 0.9 AT DD = 5 AND 2.3 AT DD = 10 NOISE IMMUNITY GREATER THAN 50% OF DD (typ.)
More informationMILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, SCHOTTKY TTL, FLIPFLOPS, CASCADABLE, MONOLITHIC SILICON
INCHPOUND 2 November 2005 SUPERSEDING MILM38510/71C 23 July 1984 MILITARY SPECIFICATION MICROCIRCUITS, DIGITAL, BIPOLAR, SCHOTTKY TTL, FLIPFLOPS, CASCADABLE, MONOLITHIC SILICON This specification is
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS Logic Family Specifications The IC6 74C/CT/CU/CMOS Logic Package Information The IC6 74C/CT/CU/CMOS
More informationSwitchedCapacitor Circuits David Johns and Ken Martin University of Toronto
SwitchedCapacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC6 74HC/HCT/HCU/HCMOS ogic Package Information The IC6 74HC/HCT/HCU/HCMOS
More informationExperiment 9 Sequential Circuits
Introduction to Counters Experiment 9 Sequential Circuits The aim of this experiment is to familiarize you, frst with the basic sequential circuit device called a fip fop, and then, with the design and
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NORgate C = NOT (A or B)
1 Introduction to TransistorLevel Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed
More informationSC70, 1.6V, Nanopower, BeyondtheRails Comparators With/Without Reference
191862; Rev 4; 1/7 SC7, 1.6V, Nanopower, BeyondtheRails General Description The nanopower comparators in spacesaving SC7 packages feature Beyondthe Rails inputs and are guaranteed to operate down
More informationELE2120 Digital Circuits and Systems. Tutorial Note 9
ELE2120 Digital Circuits and Systems Tutorial Note 9 Outline 1. Exercise(1) Sequential Circuit Analysis 2. Exercise (2) Sequential Circuit Analysis 3. Exercise (3) Sequential Circuit Analysis 4. Ref. Construction
More informationper chip (approx) 1 SSI (Small Scale Integration) Up to 99
Q.2 a. Classify the integration technology as per the scale of integration. Explain in brief the various steps involved in fabrication of monolithic IC. Scales of Integration (Basic) Various steps involved
More informationMM74C90 MM74C93 4Bit Decade Counter 4Bit Binary Counter
4Bit Decade Counter 4Bit Binary Counter General Description The MM74C90 decade counter and the MM74C93 binary counter and complementary MOS (CMOS) integrated circuits constructed with N and Pchannel
More informationAN1755 APPLICATION NOTE
AN1755 APPLICATION NOTE A HIGH RESOLUTION / PRECISION THERMOMETER USING ST7 AND NE555 INTRODUCTION The goal of this application note is to present a realistic example of a thermometer using an ST7 and
More informationSpiral 2 7. Capacitance, Delay and Sizing. Mark Redekopp
27.1 Spiral 2 7 Capacitance, Delay and Sizing Mark Redekopp 27.2 Learning Outcomes I understand the sources of capacitance in CMOS circuits I understand how delay scales with resistance, capacitance
More information54AC174/54ACT174 Hex D FlipFlop with Master Reset
54AC174/54ACT174 Hex D FlipFlop with Master Reset General Description The AC/ ACT174 is a highspeed hex D flipflop. The device is used primarily as a 6bit edgetriggered storage register. The information
More informationGATE 2009 Electronics and Communication Engineering
GATE 2009 Electronics and Communication Engineering Question 1 Question 20 carry one mark each. 1. The order of the differential equation + + y =e (A) 1 (B) 2 (C) 3 (D) 4 is 2. The Fourier series of a
More informationTLF80511EJ. Data Sheet. Automotive Power. Low Dropout Linear Fixed Voltage Regulator TLF80511EJV50 TLF80511EJV33. Rev. 1.
Low Dropout Linear Fixed Voltage Regulator TLF80511EJV50 TLF80511EJV33 Data Sheet Rev. 1.0, 20141117 Automotive Power Table of Contents 1 Overview.......................................................................
More informationDIGITAL LOGIC CIRCUITS
DIGITAL LOGIC CIRCUITS Digital logic circuits BINARY NUMBER SYSTEM electronic circuits that handle information encoded in binary form (deal with signals that have only two values, and ) Digital. computers,
More informationPO54G74A, PO74G74A. Pin Configuration. Logic Block Diagram. Pin Description. 54, 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION: 1D 2
DUAL POSITIVEEDGETRIGGERED DTYPE FLIPFLOPS FEATURES:. Patented technology. Specified From 0 C to 12 C, C to 12 C. Operating frequency is faster than 600MHz. VCC Operates from 1.6V to 3.6V. Propagation
More informationChapter 10 Instructor Notes
G. izzoni, Principles and Applications of lectrical ngineering Problem solutions, hapter 10 hapter 10 nstructor Notes hapter 10 introduces bipolar junction transistors. The material on transistors has
More informationBoolean Logic Prof. James L. Frankel Harvard University. Version of 3:20 PM 29Aug2017 Copyright 2017, 2016 James L. Frankel. All rights reserved.
Boolean Logic Prof. James L. Frankel Harvard University Version of 3:20 PM 29Aug2017 Copyright 2017, 2016 James L. Frankel. All rights reserved. Logic Levels Logic 0 Also called GND Low Off False Logic
More informationPadé Laplace analysis of signal averaged voltage decays obtained from a simple circuit
Padé Laplace analysis of signal averaged voltage decays obtained from a simple circuit Edward H. Hellen Department of Physics and Astronomy, University of North Carolina at Greensboro, Greensboro, North
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC6 74HC/HCT/HCU/HCMOS Logic Family Specificatio The IC6 74HC/HCT/HCU/HCMOS Logic Package Information The IC6 74HC/HCT/HCU/HCMOS
More informationFast IGBT in NPTtechnology with soft, fast recovery antiparallel Emitter Controlled Diode
Fast IGBT in NPTtechnology with soft, fast recovery antiparallel Emitter Controlled Diode 75% lower E off compared to previous generation combined with low conduction losses Short circuit withstand time
More informationCD4027BC Dual JK Master/Slave FlipFlop with Set and Reset
October 1987 Revised January 1999 CD4027BC Dual JK Master/Slave FlipFlop with Set and Reset General Description The CD4027BC dual JK flipflops are monolithic complementary MOS (CMOS) integrated circuits
More informationSKP15N60 SKW15N60. Fast IGBT in NPTtechnology with soft, fast recovery antiparallel Emitter Controlled Diode
Fast IGBT in NPTtechnology with soft, fast recovery antiparallel Emitter Controlled Diode 75% lower E off compared to previous generation combined with low conduction losses Short circuit withstand time
More informationDigital Electronics Circuits 2017
JSS SCIENCE AND TECHNOLOGY UNIVERSITY Digital Electronics Circuits (EC37L) Lab incharge: Dr. Shankraiah Course outcomes: After the completion of laboratory the student will be able to, 1. Simplify, design
More informationEvaluates: MAX17681 for Isolated +15V or +12V Output Configuration. MAX17681 Evaluation Kit. General Description. Quick Start.
MAX78 Evaluation Kit Evaluates: MAX78 for Isolated +V or +V Output Configuration General Description The MAX78EVKITC is a fully assembled and tested circuit board that demonstrates the performance of the
More information5.4 MC34161, MC33161 SPICE MODELING Scope ON SEMICONDUCTOR MC3X161 MODEL
ON SEMICONDUCTOR 5.4 MC3X6 MODEL 5.4 MC346, MC336 SPICE MODELING 5.4. Scope The purpose of this analysis is to model MC346, MC336 Universal Voltage Monitors Analysis: Universal Voltage Monitor modeling
More informationSimplify the following Boolean expressions and minimize the number of literals:
Boolean Algebra Task 1 Simplify the following Boolean expressions and minimize the number of literals: 1.1 1.2 1.3 Task 2 Convert the following expressions into sum of products and product of sums: 2.1
More informationMOSFET and CMOS Gate. Copy Right by Wentai Liu
MOSFET and CMOS Gate CMOS Inverter DC Analysis  Voltage Transfer Curve (VTC) Find (1) (2) (3) (4) (5) (6) V OH min, V V OL min, V V IH min, V V IL min, V OHmax OLmax IHmax ILmax NM L = V ILmax V OL max
More informationComputer organization
Computer organization Levels of abstraction Assembler Simulator Applications C C++ Java Highlevel language SOFTWARE add lw ori Assembly language Goal 0000 0001 0000 1001 0101 Machine instructions/data
More informationOperational Amplifiers
Operational Amplifiers A Linear IC circuit Operational Amplifier (opamp) An opamp is a highgain amplifier that has high input impedance and low output impedance. An ideal opamp has infinite gain and
More informationCARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING DIGITAL INTEGRATED CIRCUITS FALL 2002
CARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING 18322 DIGITAL INTEGRATED CIRCUITS FALL 2002 Final Examination, Monday Dec. 16, 2002 NAME: SECTION: Time: 180 minutes Closed
More informationSimulation of Logic Primitives and Dynamic Dlatch with VerilogXL
Simulation of Logic Primitives and Dynamic Dlatch with VerilogXL November 30, 2011 Robert D Angelo Tufts University Electrical and Computer Engineering EE103 Lab 3: Part I&II Professor: Dr. Valencia
More informationWORKBOOK. Try Yourself Questions. Electrical Engineering Digital Electronics. Detailed Explanations of
27 WORKBOOK Detailed Eplanations of Try Yourself Questions Electrical Engineering Digital Electronics Number Systems and Codes T : Solution Converting into decimal number system 2 + 3 + 5 + 8 2 + 4 8 +
More informationFundamentals of Electrical Engineering, 1 st Edition. Giorgio Rizzoni
Fundamentals of Electrical Engineering, 1 st Edition. Giorgio Rizzoni Errata Corrige for first printing of 1 st Edition Revision 1 August 31 st, 2008 Rev. 1, August 31, 2008 1 Note from the Author Dear
More informationIntroduction EE 224: INTRODUCTION TO DIGITAL CIRCUITS & COMPUTER DESIGN. Lecture 6: Sequential Logic 3 Registers & Counters 5/9/2010
EE 224: INTROUCTION TO IGITAL CIRCUITS & COMPUTER ESIGN Lecture 6: Sequential Logic 3 Registers & Counters 05/10/2010 Avinash Kodi, kodi@ohio.edu Introduction 2 A FlipFlop stores one bit of information
More information74VHC221A Dual NonRetriggerable Monostable Multivibrator
74VHC221A Dual NonRetriggerable Monostable Multivibrator Features High Speed: t PD = 8.1ns (Typ.) at V CC = 5V Low Power Dissipation: I CC = 4µA (Max.) at T A = 25 C Active State: I CC = 600µA (Max.)
More informationECE2262 Electric Circuits. Chapter 6: Capacitance and Inductance
ECE2262 Electric Circuits Chapter 6: Capacitance and Inductance Capacitors Inductors Capacitor and Inductor Combinations OpAmp Integrator and OpAmp Differentiator 1 CAPACITANCE AND INDUCTANCE Introduces
More informationLab 10: DC RC circuits
Name: Lab 10: DC RC circuits Group Members: Date: TA s Name: Objectives: 1. To understand current and voltage characteristics of a DC RC circuit 2. To understand the effect of the RC time constant Apparatus:
More informationSKP06N60 SKA06N60. Fast IGBT in NPTtechnology with soft, fast recovery antiparallel Emitter Controlled Diode
Fast IGBT in NPTtechnology with soft, fast recovery antiparallel Emitter Controlled Diode 75% lower E off compared to previous generation combined with low conduction losses Short circuit withstand time
More informationRandom Number Generator Digital Design  Demo
Understanding Digital Design The Digital Electronics 2014 Digital Design  Demo This presentation will Review the oard Game Counter block diagram. Review the circuit design of the sequential logic section
More informationDirectCurrent Circuits. Physics 231 Lecture 61
DirectCurrent Circuits Physics 231 Lecture 61 esistors in Series and Parallel As with capacitors, resistors are often in series and parallel configurations in circuits Series Parallel The question then
More informationDigital Fundamentals
Digital Fundamentals Tenth Edition Floyd Chapter 9 Sections 91 thru 95 2009 Pearson Education, Upper 2008 Pearson Saddle River, Education NJ 07458. All Rights Reserved ET285 Agenda Week 2 Quiz 0: Covered
More informationDATASHEET CA3162. Features. Description. Ordering Information. Pinout. Functional Block Diagram. A/D Converters for 3Digit Display
DATASHEET CA A/D Converters for Digit Display Features Dual Slope A/D Conversion Multiplexed BCD Display Ultra Stable Internal Band Gap Voltage Reference Capable of Reading 99mV Below Ground with Single
More informationDESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATION. LTC V, 60mA Flash Memory Programming Supply
LTC V, 0mA Flash Memory Programming Supply FEATRES Guaranteed 0mA Output Regulated V ±% Output Voltage No Inductors Supply Voltage Range:.V to.v I CC 0.µA Typ in Shutdown Low Power: I CC = 00µA Pin SO
More information