Electronics and Communication Engineering Q. No. 1 to 25 Carry One Mark Each. Z The Boolean expression F implemented by the circuit is (A) XYZ XY YZ

Size: px
Start display at page:

Download "Electronics and Communication Engineering Q. No. 1 to 25 Carry One Mark Each. Z The Boolean expression F implemented by the circuit is (A) XYZ XY YZ"

Transcription

1 EC GATE-7-PAPER-II Electronics and Communication Engineering Q. No. to 5 Carry One Mark Each. Consider the circuit shown in the figure. Y MUX Key X Z The Boolean expression F implemented by the circuit is (A) XYZ XY YZ (B) XYZ XZ YZ (C) XYZ XY YZ (D) XYZ XY YZ (B) F xyz zxy F xyz x y z F xyz xz yz y xy MUX F F x z. An LTI system with unit sample response hn 5n 7n 7n 5n 4 is a (A) Low pass filter (B) high pass filter (C) band pass filter (D) band stop filter (C) hn 5n 7n 7n 5n 4 Obtain h e 5 7e 7e 5 j j j 4 j At and ; j h e For at a frequency maximum value of j h e j h e is obtained Thus Ideal behaviour of h[n] is Band pass filter. ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India

2 EC GATE-7-PAPER-II In the circuit shown, V is a sinusoidal voltage source. The current I is in phase with voltage V. amplitude of voltage across the capacitor The ratio is. amplitude of voltage across the resistor 5 5H I V 5F (.9 to.) If I &V are in phase then the circuit is in resonance At resonance VC L 5 Q. V R C 5 5 R 4. In a DRAM, (A) periodic refreshing is not required (B) information is stored in a capacitor (C) information is stored in a latch (D) both read and write operations can be performed simultaneously (B) n 5. Consider an n-channel MOSFET having width W, length L, electron mobility in the channel and oxide capacitance per unit area C. If gate-to-source voltage V GS =.7V, drain-tosource voltage V DS =.V, n ox ox C A / V, threshold voltage V TH =. V and (W/L) =5, then the transconductance g m (in ma/v) is. (.45 to.55) Here, VDS VGS V PH, so n-channel MOSFET is working in linear region. W V ID ncox VGS V TH.VDS L So, transconductance I DS g m is in linear region and is given by W D 6 4 gm nc ox.vds ma V VGS L VDS const 6. Two conducting spheres S and S of radii a and b (b>a) respectively, are placed far apart and connected by a long, thin conducting wire, as shown in the figure. S Wire S Radius b Radius a ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India

3 EC GATE-7-PAPER-II For some charge placed on this structure, the potential and surface electric field on S are V a and E a, and that on S are V b and E b, respectively, which of the following is CORRECT? (A) Va Vb and Ea Eb (B) Va Vb and Ea Eb (C) Va Vb and Ea Eb (D) Va Vb and Ea Eb (C) bc two spheres are joined with a conducting wire, the voltage on two spheres is same. V V The capacitance of sphere radius C C a b a a b We know Q CV b b b Qa Ca a Q C b Ea 4o a b E E b a E a b 4 b b o a 7. For the circuit shown in the figure, P and Q are the inputs and Y is the output. PMOS Y P Q NMOS The logic implemented by the circuit is (A) XNOR (B) XOR (C) NOR (D) OR (B) 8. An n-channel enhancement mode MOSFET is biased at V V and V V V (C), where GS TH DS GS TH V GS is the gate-to-source voltage, V DS is the drain-to-source voltage and V TH is the threshold voltage. Considering channel length modulation effect to be significant, the MOSFET behaves as a (A) voltage source with zero output impedance (B) voltage source with non-zero output impedance (C) current source with finite output impedance (D) current source with infinite output impedance If channel length modulation is considered and significant it means ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India

4 EC GATE-7-PAPER-II VA early voltage and r A e V I D Vgs gmvgs re Vo If VAS VTH and VDS VDS VTH then it indicates that MOSFET is working in saturation region and it can be used as an amplifier. So it can act as current source with finite output impedance. 9. A connection is made consisting of resistance A in series with a parallel combination of resistances B and C. Three resistors of value, 5, are provided. Consider all possible permutations of the given resistors into the positions A, B, C, and identify the configurations with maximum possible overall resistance, and also the ones with minimum possible overall resistance. The ratio of maximum to minimum values of the resistances (up to second decimal place) is. (. to.6) The maximum resistance 5 R.48 max The minimum resistance 5 R 5. min R R max min.4 5. An npn bipolar junction transistor (BJT) is operating in the active region. If the reverse bias across the base collector junction is increased, then (A) the effective base width increases and common emitter current gain increases (B) the effective base width increases and common emitter current gain decreases (C) the effective base width decreases and common emitter current gain increases (D) the effective base width decreases and common emitter current gain decreases (C) If the reverse bias voltage across the base collector junction is increased, then their effective base width will decrease and collector current will increase, therefore their common-emitter current gain increases. ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India 4

5 EC GATE-7-PAPER-II Consider the state space realization x t x t u t, 9 x t 45 x t with the initial condition x x, where u(t) denotes the unit step function. The value of lim x t x t (4.99 to 5.) x t... x t 9x t 45u t.... Apply L.T to above equation x t because initial conditions are zero 45 Sx s x 9X s S 45 X ss 9 45 X s s s 9 S 5 X s 5 s 9 X t 5u t 5e u t t 9t It x t x t It x t 5 t t is.. The rank of the matrix (4 to 4) R 4 R 4 R ~ is. ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India 5

6 EC GATE-7-PAPER-II R 4 R 4 R ~ R R ~ R 4 R 4 R ~ R 5 R 5 R 4 ~ Which is in Echelon form Rank No.of non zero rows 4. A two wire transmission line terminates in a television set. The VSWR measured on the line is 5.8. The percentage of power that is reflected from the television set is (48. to 5.) Percentage of power reflected is VSWR VSWR % Power reflected = 49.8% 4. The input x(t) and the output y (t) of a continuous-time system are related as y t t tt x u du. The system is (A) Linear and time-variant (C) Non-linear and time-variant (B) (B) Linear and time-invariant (D) Non-linear and time-invariant Given Input-output relationship describes integration over a fundamental period T. The integration over one period is linear and time-invariant. ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India 6

7 EC GATE-7-PAPER-II 5. Which of the following statements is incorrect? (A) Lead compensator is used to reduce the settling time. (B) Lag compensator is used to reduce the steady state error. (C) Lead compensator may increase the order of a system. (D) Lag compensator always stabilizes an unstable system. (D) The phase-lead controller adds zero and a pole, with the zero to the right of the pole, to the forward-path transfer function. The general effect is to add more damping to the closed-loop system. The rise time and settling time are reduced in general. Reduces the steady state error Reduces the speed of response (i.e decreases) Increases the gain of original network without affecting stability Permits the increases of gain if phase margin is acceptable System becomes lesser stable Reduces the effect of noise Decrease the bandwidth 6. The residues of a function fz z 4z are (A) (B) and 7 5 (B) and 5 5 Z = 4 is a pole of order (or) simple pole (C) and 7 5 Residue of f(z) at z= 4 = Res f z lim z 4. z = is a pole of order. z4 d Res f z lim z. z z! dz z 4 z d lim z dz z 4 5 (D) and 5 5 and z4 z 4 z A sinusoidal message signal is converted to a PCM signal using a uniform quantizer. The required signal-to-quantization noise ratio (SQNR) at the output of the quantizer is 4dB. The minimum number of bits per sample needed to achieve the desired SQNR is (7 to 7) For sinusoidal signal SNR in db 6. n.75 Q Given required SNR Q 4dB ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India 7

8 EC GATE-7-PAPER-II 6. n.75 4dB 6.n n 6. n 7 Since 'n' must be an int eger 8. The general solution of the differential equation constants K and K is (A) (C) 6x 6x K e K e (B) 6x 6x K e K e (D) d y dx dy 5y in terms of arbitrary dx K e K e 8 x 8 x K e K e 8 x 8 x (A) D D 5 y k.e k e D 6 roots are real and distinct 6 x 6 x Where k, k are arbitrary constants. 9. Which one of the following graphs shows the Shannon capacity (channel capacity) in bits of a memory less binary symmetric channel with crossover probability P? (A) Capacity (B) Capacity p p (C) Capacity (D) Capacity p p (C) For memory less binary Symmetric channel Channel capacity C H p Hp plog plog p p p Cross over probability C plog p p log p At p ; C At p C At p C C P ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India 8

9 EC GATE-7-PAPER-II The output V of the diode circuit shown in the figure is connected to an averaging DC voltmeter. The reading on the DC voltmeter in Volts, neglecting the voltage drop across the diode, is. (.5 to.) V sin t f 5Hz m Vo.847V k V. Consider the random process Xt U Vt, where U is a zero-mean Gaussian random variable and V is a random variable uniformly distributed between and. Assume that U and V are statistically independent. The mean value of the random process at t = is () Given x t U Vt x U V E x E U V E U E V. For the system shown in the figure, Y (s) / X (s) =. Xs Gs Ys (.95 to.5) Ys X s Xs Gs Ys. The smaller angle (in degrees) between the planes x + y + z = and x y + z = is. (54. to 55.) x y x y z We have angle between two planes a x b y c y d a x b y c y d x is cos a a b b c c a b c a b c cos ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India 9

10 EC GATE-7-PAPER-II 4. Consider the circuit shown in the figure. Assume base-to- emitter voltage V BE =.8 V and common base current gain of the transistor is unity. 8V 44k 4k 6k k The value of the collector- to emitter voltage V CE (in volt) is. (5.5 to 6.5) Given V.8V; BE As ; is very large So IE I CE C 86 VB 4.8V IC ma V V 5. In the figure, D is a real silicon pn junction diode with a drop of.7v under forward bias condition and D is a zener diode with breakdown voltage of -6.8 V. The input V in (t) is a periodic square wave of period T, whose one period is shown in the figure. Vin t F 4V t sec onds 4V D D Vout t Assuming T. where is the time constant of the circuit, the maximum and minimum values of the output waveform are respectively, (A) 7.5 V and.5v (C) 7.5 V and. V (A) When Vi 4V, the equivalent circuit is (B) 6. V and.9v (D) 6. V and.6 V ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India

11 EC GATE-7-PAPER-II V C Vi.7V 6.8V Vo V V V i C o V V V C i o C V V Maximum Vo 7.5V When Vi 4V, the equivalent circuit is V C V i Vo V V V 4V 6.5.5V o i C Minimum V.5V o Q. No. 6 to 55 Carry Two Marks Each 6. If the vector function F a x y kz a y k x z a z ky z is irrotational, then the values of the constants k, k and k respectively, are (A).,.5,.5 (B).,.,. (C).,.,.5 (D) 4.,.,. (B) curl F i j k x y z y k z k x z k y z i k j k k k k, k, k 7. The un-modulated carrier power in an AM transmitter is 5kW. This carrier is modulated by a sinusoidal modulating signal. The maximum percentage of modulation is 5%. If it is reduced to 4%, then the maximum un-modulated carrier power (in kw) that can be used without overloading the transmitter is (5.9 to 5.) Total power when 5% is PT PC ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India

12 T EC GATE-7-PAPER-II PT P 5.65 When 4% Total power remains 5.65 C PC 5.65 PC.8 P Consider an LTI system with magnitude response f, f Hf, f And phase response Arg If the input to the system is H f f. x t 8cos t 6sin 4t 4 cos 8t Then the average power of the output signal y (t) is. (7.95 to 8.5) Consider an LTI system with magnitude response f, f Hf, f And phase response Arg If the input to the system is H f f. x t 8cos t 6sin 4t 4 cos 8t Then the average power of the output signal y (t) is. 8. Obtain Xf for the given x(t) X f 4 f f 8 f f f 4 f 4 Xf Hf 8 4 multiply f f ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India

13 EC GATE-7-PAPER-II 4 f f Yf f f y t 4cos t Thus max power A MOS capacitor is fabricated on p-type Si (silicon) where the metal work function is 4. ev and electron affinity of Si is 4. ev. E C -F F =.9 ev, where E C and E F are the conduction band 4 minimum and the Fermi energy levels of Si, respectively. Oxide.9, 8.85 F / cm. r -9 oxide thickness t ox =. m and electronic charge q =.6 C.If the measured flat band voltage of the capacitor is V, then the magnitude of the fixed charge at the oxidesemiconductor interface, in nc/cm, is. (6.85 to 6.95) V FB Q MS C F ox q q q MS M S M xo c f q q E E eV.8q V MS.8V q ox 9 Cox 4.5 F cm tox F F E Q QF. 4.5 Q 6.9nc cm 9. An electron (q ) is moving in free space with velocity 5 m/s towards a stationary electron (q ) far away. The closest distance that this moving electron gets to the stationary electron before the repulsive force diverts its path is -8 m. [Given, mass of electron m = 9. - kg, charge of electron 9 permittivity / 6 F / m] (4.55 to 5.55) Work done due to field and external agent must be zero qv MV.6.6 m m o -9 e = -.6 C, and ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India

14 . The values of the integrals EC GATE-7-PAPER-II x y dy dx and x y are x y x y dx dy (A) same and equal to.5 (B) same and equal to -.5 (C).5 and.5, respectively (C) To find Consider x y dy dx x y x y y dy x dy dy x y x y x y x y x. x y x y x dy x dy x dy x x x y x y x x y x x x x x x x x x x x x y dy dx dx x y x x Similarly x y dx dy x y (D) -.5 and.5, respectively. Passengers try repeatedly to get a seat reservation in any train running between two stations until they are successful. If there is 4% chance of getting reservation in any attempt by a passenger, then the average number of attempts that passengers need to make to get a seat reserved is. (.4 to.6) Let X is a random variable which takes number of attempts Given probability of any attempts to be successful, 4 p 4%, q X 4 px ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India 4

15 EC GATE-7-PAPER-II EX XpX x x x 4x Average number of attempts that passengers need to make to get seat reserved is.5. Figure I shows a 4-bits ripple carry adder realized using full adders and Figure II shows the circuit of a full-adder (FA). The propagation delay of the XOR, AND and OR gates in Figure II are ns, 5 ns and ns respectively. Assume all the inputs to the 4-bit adder are initially reset to. Y X Y X Y X Y X X n Y n S n Z 4 Z FA FA Z Z FA FA Z Zn S S S S Figure I Z n Figure II At t=, the inputs to the 4-bit adder are changed to XXXX, Y Y YY and Z. The output of the ripple carry adder will be stable at t (in ns) = (7. to 7.) 4. The permittivity of water at optical frequencies is.75. It is found that an isotropic light source at a distance d under water forms an illuminated circular area of radius 5m, as shown in the figure. The critical angle is. c Air 5m Water C d Light Source The value of d (in meter) is (4. to 4.4) C sin sin tan C d 4.m d tan C ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India 5

16 EC GATE-7-PAPER-II 5. A unity feedback control system is characterized by the open-loop transfer function K s Gs s s The Nyquist path and the corresponding Nyquist plot of G(s) are shown in the figures below. j j s R j Re s plane j5.4k K j j Gs plane Re G K j Nyquist path for Gs j5.4k Nyquist Plot of Gs If < K <, then the number of poles of the closed-loop transfer function that lie in the right half of the s-plane is (A) (B) (C) (D) (C) N=, Because < L < There are no encircles around (Y, ) And K S K S GS S S S.7 S..598i So, P N P Z Z OR C.E S S KS K If stable K > K+ K> Here, in the question asking < K < So, System is unstable 6. The signal xt sin 4 t, where t is in seconds is sampled at a rate of 9 samples per second. The sampled signal is the input to an ideal low pass filter with frequency response H(f) as follows : Hf, f khz, f khz. What is the number of sinusoids in the output and their frequencies in khz? (A) Number =, frequency = 7 (B) Number =, frequencies=,7, (C) Number =, frequencies =, 7 (D) Number =, frequencies =, (B) ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India 6

17 EC GATE-7-PAPER-II Given input signal xt sin 4 t Input signal spectrum 7 Xf 7 f khz Sampled signal spectrum is the spectrum of X(f) which repeats with integer multiples of 9 khz. Sampled signal spectrum: Xs f f The sampled signal spectrum is passed through a LPF of cutoff frequency KHz. Thus the filtered out sinusoids are of KHz 7 KHz and KHz frequency. 7. A unity feedback control system is characterized by the open-loop transfer function s Gs s ks s The value of k for which the system oscillates at rad/s is. (.74 to.76) Gs rad sec K?? s s ks s G s H s k s ks 4s s ks s s 4 s k 4k k s s For marginal stable 4k k.75 k 4 Cross check ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India 7

18 EC GATE-7-PAPER-II Take auxiliary equation ks s 4 s j rad sec k 4 8. Consider the circuit shown in the figure. i V i P Q The Thevenin equivalent resistance (in ) across P Q is. (-. to -.99) V To find R th I V Here i o V Nodal at V V i o V I I I V V V I R th i o V 9. The transfer function of a causal LTI system is H(s) = /s. If the input to the system is x(t) = [sin(t) / t]u(t), where u(t) is a unit step function, the system output y(t) as t is. (.45 to.55) Given xt sin t ut t By using frequency integration property, x t t s L X u du s L Consider x t sin t ut X s s du tan s u ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India 8

19 EC GATE-7-PAPER-II Lx t tan s X s Ys XsH j tan s s s By using final value theorem, lim yt lim sys lim tan s t s s 4. An integral I over a counter clock wise circle C is given by If C is defined as z =, then the value of I is (A) (D) I z z C z e dz. isin (B) isin (C) isin (D) 4 isin I z z e dz C z Consider z z z z iz i z z f z e e z i are simple poles of f(z) which lie inside z = Residue of f(z) at z z i lim z i e z i ie zi & Residue of f(z) at z iz i z z i lim z i e z i ie zi z iz i z i i i i By residue theorem, I e dz i ie ie e e C z z i i e e 4i 4isin i 4. Consider a binary memory less channel characterized by the transition probability diagram shown in the figure The channel is (A) Lossless (B) Noiseless (C) Useless (D) Deterministic (C) ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India 9

20 EC GATE-7-PAPER-II It is a useless channel as MAP criteria cannot decide anything on receiving we cannot decide what is transmitted. 4. An abrupt pn junction (located at x = ) is uniformly doped on both p and n sides. The width of the depletion region is W and the electric field variation in the x-direction is E(x). Which of the following figures represents the electric field profile near the pn junction? (A) Ex (B) Ex n side p side W, x n side p side W, x (C) E x n side W p side, x (D) E x n side W p side, x (A) If left side is p-region and right side is n-region then electric field triangle will be down warded and if the left side is n-region and right side is p-region, then electric field triangle will be upward. 4. A second order LTI system is described by the following state equations, d x t x t dt d x t x t x dt t r t Where xt and x t are the two state variables and r(t) denotes the input. The output c(t) = x (t). The system is. (A) Undamped (oscillatory) (C) Critically damped (D) x (t) x (t) sx (s) X (s) x (t) x (t) x (t) r(t) sx (s) X (s) X (s) R(s) s s X (s) R(s) R(s) C(s) X (s) s s C(s) R(s) (s )(s ) system is over damped (B) Under damped (D) Over damped ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India

21 EC GATE-7-PAPER-II Consider the parallel combination of two LTI systems shown in the figure. h t xt yt h t The impulse responses of the systems are h t t t h t t. If the input x(t) is a unit step signal, then the energy of y(t) is. (7. to 7.) Since h t and h xt t are connected in parallel the resultant system can be given as follows. h t h t yt y t x t * h t h t From the given h (t) & h (t) h t h t t t t x t u t yt ut u t u t Energy of y t dt dt 4 7 y(t) t 45. Assuming that transistors M and M are identical and have a threshold voltage of V, the state of transistors M and M are respectively. V (A) Saturation, Saturation.5V (B) Linear, Linear M (C) Linear, Saturation (D) Saturation, Linear V M (C) If VD VG V TH, then transistor is working in saturation region. So, For M transistor V V V D G TH V.5 V Assume that M is working in saturation, so that ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India

22 EC GATE-7-PAPER-II I D I D V V V V GS TH GS TH V V V S G.5V V D S S V V.5V. Now, for M, transistor to work in saturation VD VG V TH, but it is not satisfied by M transistor and VG V TH, so, transistor M is ON but working in linear region. 46. A programmable logic array (PLA) is shown in the figure. P P Q Q R R * * * * * * * * * P F Q The Boolean function F implemented is (A) P Q R P Q R P Q R (B) P Q RP Q RP Q R (C) P Q R P Q R P Q R (C) PQR PQR PQR (D) P Q RP Q RP Q R 47. A modulating signal given By x(t) = 5 sin 4 t cos t V is fed to a phase modulator with phase deviation constant k p =.5rad/V. If the carrier frequency is khz, the instantaneous frequency (in khz) at t =.5 ms is (69.9 to 7.) xt 5sin4 t cos t Transform theorem frequency d f t fc k p. mt dt d m t 5cos 4 t cos t 4 sin t. dt t.5 R d m t 5cos 4 cos dt fi t 5 7 khz ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India

23 EC GATE-7-PAPER-II The minimum value of the function. (-. to ) x f x x x x f x x x x x f x x f at x, f x has local minimum. f at x, f x has local maximum For x =, local minimum value Finding f 4. f. f x x x in the int erval x occurs at x = f x, are end points of interval Minimum occurs at x 49. The switch in the circuit, shown in the figure, was open for a long time and is closed at t =. The current i(t) (in ampere) at t =.5 seconds is it 5 A 5 t.5h (8. to 8.) At t= - At t A 5 5 i 5A L il O 5 it 5.5H 5A ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India

24 L EC GATE-7-PAPER-II L.5 il R 5 t i 5e i t 5e At t.5s 5 i.5 8.6A e t 5. In the voltage reference circuit shown in the figure, the op-amp is ideal and the transistors Q Q.., Q are identical in all respects and have infinitely large values of common emitter current the relation I C =I S exp ((V BE /V T ), where I s is the saturation current. Assume that the voltage V P shown in the figure is.7 V and the thermal voltage V T =6mV. k k 5V 5k V p 5V V out Q Q Q Q The output voltage V out (in volts) is. (. to.) KCL at node a Vo Vi Vx.7 5 V V 4V.8 C i x V 5V.8 o x V S I 5k V x a k V o X T VS VT Now, V V I e e s s V V x T V n V Vx V V T Vx.789V From equation (i) S S T n Vo V k ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India 4

25 EC GATE-7-PAPER-II 5. The state diagram of a finite state machine (FSM) designed to detect an overlapping sequence of three bits is shown in the figure. The FSM has an input In and an output Out. The initial state of the FSM is S. In Out In Out In Out S In Out S In Out In Out In Out S S In Out If the input sequence is, starting with the left-most bit, then the number times Out will be is. (4 to 4) From the state diagram, let us obtain the transition of states and out when IN channel. Initial state is So, the input sea is When IN then S S, with out Next IN then S Sz with out IN then S S with out n IN then S S with out IN, then S S with out IN, then S S with out IN, then S S with out IN, then S S with out IN, then S S with out IN, then S S with out u IN, then S S with out IN, then S S with out IN, then S S with out IN, then S S with out The ticketed mark now corresponding to output =. So output will be 4 times. 5. Standard air filled rectangular waveguides of dimensions a =.9 cm and b=. cm are designed for radar applications. It is desired that these waveguides operate only in the dominatnt TE mode but not higher than 95% of the next higher cutoff frequency. The range of the allowable operating frequency f is. (A) 8.9 GHz f. GHz (C) 6.55 GHz f. GHz (B) (B) 8.9 GHz f.45 GHz (D).64 GHz f.4 GHz ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India 5

26 Cut off frequency of TE is EC GATE-7-PAPER-II a Since, b next higher mode is TE f C TE c.ghz a f ghz f 8 c c a Hz 5. For a particular intensity of incident light on a silicon pn junction solar cell, the photocurrent density (J L ) is.5 ma/cm and the open-circuit voltage (V oc ) is.45 V. consider thermal voltage (V T ) to be 5mV. If the intensity of the incident light is increased by times, assuming that the temperature remains unchanged. V oc (in volts) will be. (.5 to.54) JL.5 JS.6 A cm V.45 OC V.5 T e e Now if the intensity of the light is increased by times it means their photocurrent will also increased by times. KT J L Voc n q JS Volt. 5 n 54. In the circuit shown, transistors Q and Q are biased at a collector current of.6ma. Assuming that transistor current gains are sufficiently large to assume collector current equal to emitter current and thermal voltage of 6 mv, the magnitude of voltage gain V /V s in the mid-band frequency range is (up to second decimal place). 5V k V O Q V S Q R B 5V (49. to 5.) a.c equivalent circuit for the given figure ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India 6

27 EC GATE-7-PAPER-II g C m VT 6 m E AV 5 gmr E V I.6 m R C k; R E ; g A 5 m g R V S ~ R C R E k g m 55. Two n-channel MOSFETs, T and T, are identical in all respects except that the width of T is double that of T. Both the transistors are biased in the saturation region of operation, but the gate overdrive voltage (V GS -V TH ) of T is double that of T, where V GS and V TH are the gate to source voltage and threshold voltage of the transistors, respectively. If the drain current and transconductance of T are I D and g m respectively, the corresponding values of these two parameters for T are (A) 8I D and g m (B) 8I D and 4g m (C) 4I D and 4g m (D) 4I D and g m (B) Drain current in saturation is I D W ncox VGS VTH L For transistor T ID I I and g g C V V V L D D m m n ox Gs TH GS For transistor T W W W V V V V V V GS Th GS Th GS Th W ID ncox VGS VTH 8ID L I W g C V V 4g D m n ox Gs Th m VGS L General Aptitude Q. No. - 5 Carry One Mark Each. The ninth and the tenth of this month are Monday and Tuesday. (A) figuratively (B) retrospectively (C) respectively (D) rightfully (C). 5 students are taking one or more courses out of Chemistry, Physics, and Mathematics. Registration records indicate course enrolment as follows: Chemistry (9). Physics (86). ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India 7

28 EC GATE-7-PAPER-II Mathematics (95). Chemistry and Physics (8), Chemistry and Mathematics (7), and Physics and Mathematics (6). How many students are taking all subjects? (A) 7 (B) 4 (C) 47 (D) 5 (D) Given A x 8... A y 6... A x 7... And x x A x 9...(4) x A y y 86...(5) x A y z x x x y y z A 5...(7) x y x 6 A...(8) A 6 A x y z 8 A 6 A x y z 8 From 8 A 76 5 x x y A 8 From 7 A A A 8 86 A 8 A 5 Alternate method nc 9, np 86, nm 95, nc P 8; np C M np C m np C m n C M 7, P M 6 n P C M n C n P n M n C P n C m n P M C9 P86 y x x A x y z M 95. It is to read this year s textbook the last year s. (A) easier, than (B) most easy, than (C) easier, from (D) easiest, from (A) 4. Fatima starts from point P, goes North for km, and then East for 4km to reach point Q. She then turns to face point P and goes 5km in that direction. She then goes North for 6km. How far is she from point P, and in which direction should she go to reach point P? (A) 8km, East (B) km, North (C) 6km, East (D) km, North (A) ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India 8

29 EC GATE-7-PAPER-II The required distance FP x 6 64 x 8, East 4 km Q F 'x ' km P 5 km 6 km 5 km O 5. A rule states that in order to drink beer one must be over 8 years old. In a bar, there are 4 people. P is 6 years old, Q is 5 years old, R is drinking milkshake and S is drinking beer. What must be checked to ensure that the rule is being followed? (A) Only P s drink (C) Only S s age (B) (B) Only P s drink and S s age For rules to be followed, we need to check P's drink and S's age. (D) Only P s drink, Q s drink and S s age Q. No. 6- Carry Two Marks Each 6. Each of P, Q, R, S, W, X, Y and Z has been married at most once. X and Y are married and have two children P and Q. Z is the grandfather of the daughter S of P. Z and W are married and are parents of R. Which one of the following must necessarily be FALSE? (A) X is the mother-in-law of R (C) P is a son of X and Y (D) (B) P and R are not married to each other (D) Q cannot be married to R 7. The number of -digit numbers such that the digit is never to the immediate right of is (A) 78 (B) 79 (C) 88 (D) 89 (C) Total no. of digit no s = 9 = 9 The no. of -digit numbers in which is to the immediate right of = 9 choices 9 choices 9 choices The no. of -digit no s such that the digit is never to immediate right of is ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India 9

30 Alternate method EC GATE-7-PAPER-II Total no. of digit numbers are Numbers with digit is to the immediate right of are x x 9 9 So, no. of digit numbers such that the digit is never to the immediate right of are = 9-9= A contour line joins locations having the same height above the mean sea level. The following is a contour plot of a geographical region. Contour lines are shown at 5m intervals in this plot Q R P S T Which of the following is the steepest path leaving from P? (A) P to Q (B) P to R (C) P to S (D) P to T (B) Closer lines represents steepest path Alternate method km The steepest path will be the path which is deepest from sea level. So, P to R is the steepest path. 9. men and 5 women can build a bridge in weeks. 9men and 5 women will take weeks to build the same bridge. How many men will be needed to build the bridge in one week? (A) (B) (C) 6 (D) 9 (C) Given Men + 5 Women can build a bridge in weeks. And 9 Men + 5 Women will take weeks to build the same bridge To complete in a week; there are 4 Men + W required in the first equation and 7 Men + 75 Women required in the second equation. 4 M + W = 7M + 75W 6M W 5 ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India

31 EC GATE-7-PAPER-II The no. of men required to build the bridge in one week 6M 4M 6 Men 5 Alternate method Let a man can build the bridge in x weeks and a woman can build the bridge in y weeks. 5 So, x y 9 5 x y Byequations i and ii ;weget x 6; y A man build the bridge6 weeks Required men 6 tobuildina week.. If you are looking for a history of India, or for an account of the rise and fall of the British Raj, or for the reason of the cleaving of the subcontinent into two mutually antagonistic parts and the effects this mutilation will have in the respective section, and ultimately on Asia, you will not find it in these pages; for though I have spent a lifetime in the country, I lived too near the seat of events, and was too intimately associated with the actors, to get the perspective needed for the impartial recording of these matters. Which of the following statements best reflects the author s opinion? (A) An intimate association does not allow for the necessary perspective. (B) Matters are recorded with an impartial perspective. (C) An intimate association offers an impartial perspective. (D) Actors are typically associated with the impartial recording of matters. (A) ICP Intensive Classroom Program egate-live Internet Based Classes DLP TarGATE-All India Test Series Leaders in GATE Preparations 65+ Centers across India

Q. 1 Q. 25 carry one mark each.

Q. 1 Q. 25 carry one mark each. GATE 5 SET- ELECTRONICS AND COMMUNICATION ENGINEERING - EC Q. Q. 5 carry one mark each. Q. The bilateral Laplace transform of a function is if a t b f() t = otherwise (A) a b s (B) s e ( a b) s (C) e as

More information

Q. 1 Q. 25 carry one mark each.

Q. 1 Q. 25 carry one mark each. Q. Q. 5 carry one mark each. Q. Consider a system of linear equations: x y 3z =, x 3y 4z =, and x 4y 6 z = k. The value of k for which the system has infinitely many solutions is. Q. A function 3 = is

More information

ECE Branch GATE Paper The order of the differential equation + + = is (A) 1 (B) 2

ECE Branch GATE Paper The order of the differential equation + + = is (A) 1 (B) 2 Question 1 Question 20 carry one mark each. 1. The order of the differential equation + + = is (A) 1 (B) 2 (C) 3 (D) 4 2. The Fourier series of a real periodic function has only P. Cosine terms if it is

More information

Electronics and Communication Exercise 1

Electronics and Communication Exercise 1 Electronics and Communication Exercise 1 1. For matrices of same dimension M, N and scalar c, which one of these properties DOES NOT ALWAYS hold? (A) (M T ) T = M (C) (M + N) T = M T + N T (B) (cm)+ =

More information

Exercise The determinant of matrix A is 5 and the determinant of matrix B is 40. The determinant of matrix AB is.

Exercise The determinant of matrix A is 5 and the determinant of matrix B is 40. The determinant of matrix AB is. Exercise 1. The determinant of matrix A is 5 and the determinant of matrix B is 40. The determinant of matrix AB is.. Let X be a random variable which is uniformly chosen from the set of positive odd numbers

More information

GATE 2009 Electronics and Communication Engineering

GATE 2009 Electronics and Communication Engineering GATE 2009 Electronics and Communication Engineering Question 1 Question 20 carry one mark each. 1. The order of the differential equation + + y =e (A) 1 (B) 2 (C) 3 (D) 4 is 2. The Fourier series of a

More information

Homework Assignment 08

Homework Assignment 08 Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance

More information

1.1 An excitation is applied to a system at t = T and its response is zero for < t < T. Such a system is (a) non-causal system.

1.1 An excitation is applied to a system at t = T and its response is zero for < t < T. Such a system is (a) non-causal system. . An excitation is applied to a system at t = T and its response is zero for < t < T. Such a system is (a) non-causal system x(t) (b) stable system (c) causal system (d) unstable system t=t t. In a series

More information

ONE MARK QUESTIONS. 1. The condition on R, L and C such that the step response y(t) in the figure has no oscillations, is

ONE MARK QUESTIONS. 1. The condition on R, L and C such that the step response y(t) in the figure has no oscillations, is ELECTRONICS & COMMUNICATION ENGINEERING ONE MARK QUESTIONS. The condition on R, L and C such that the step response y(t) in the figure has no oscillations, is (a.) R L C (b.) R L C (c.) R L C (d.) R LC

More information

ONE MARK QUESTIONS. 1. Consider the network graph shown in the figure. Which one of the following is NOT a tree of this graph?

ONE MARK QUESTIONS. 1. Consider the network graph shown in the figure. Which one of the following is NOT a tree of this graph? ELECTRONICS & COMMUNICATION ENGINEERING ONE MARK QUESTIONS 1. Consider the network graph shown in the figure. Which one of the following is NOT a tree of this graph? (a.) (b.) (c.) (d.). The equivalent

More information

Exercise: 4. 1 converges. 1. The series. (D) e. (A) 2 ln 2 (C) 2 (B) 2. equal to. 4. If. a and b equation. d x 2. (D) ae 2t. (A) ae t.

Exercise: 4. 1 converges. 1. The series. (D) e. (A) 2 ln 2 (C) 2 (B) 2. equal to. 4. If. a and b equation. d x 2. (D) ae 2t. (A) ae t. Exercise: 4 1. The series n 1 = 0 n! converges to (A) ln (B) (C) (D) e. The magnitude of the gradient for the function f(x, y, z) = x =3y +z 3 at the point (1, 1, 1) is. 3. Let X be a zero mean unit variance

More information

1 P a g e.

1 P a g e. 1. Choose the most appropriate word from the options given below to complete the following sentence. Communication and interpersonal skills are important in their own ways. each B. both C. all either.

More information

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET: Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)

More information

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2

More information

ECE 342 Electronic Circuits. 3. MOS Transistors

ECE 342 Electronic Circuits. 3. MOS Transistors ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to

More information

SESSION - 1. Auhippo.com

SESSION - 1. Auhippo.com SESSION - 03 Question Booklet Code EC : ELECTRONICS AND COMMUNICATION ENGINEERING A Duration: Three Hours Maximum Marks: 00 Read the following instructions carefully.. Do not open the seal of the Question

More information

Lecture 12: MOSFET Devices

Lecture 12: MOSFET Devices Lecture 12: MOSFET Devices Gu-Yeon Wei Division of Engineering and Applied Sciences Harvard University guyeon@eecs.harvard.edu Wei 1 Overview Reading S&S: Chapter 5.1~5.4 Supplemental Reading Background

More information

6.012 Electronic Devices and Circuits

6.012 Electronic Devices and Circuits Page 1 of 12 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits FINAL EXAMINATION Open book. Notes: 1. Unless

More information

`EC : ELECTRONICS AND COMMUNICATION ENGINEERING

`EC : ELECTRONICS AND COMMUNICATION ENGINEERING 03 Question Booklet Code B `EC : ELECTRONICS AND COMMUNICATION ENGINEERING Duration: Three Hours Maximum Marks: 00 Read the following instructions carefully.. Do not open the seal of the Question Booklet

More information

2013 Question Booklet Code EC : ELECTRONICS AND COMMUNICATION ENGINEERING

2013 Question Booklet Code EC : ELECTRONICS AND COMMUNICATION ENGINEERING 013 Question Booklet Code EC : ELECTRONICS AND COMMUNICATION ENGINEERING A Duration: Three Hours Maximum Marks: 100 Read the following instructions carefully. 1. Do not open the seal of the Question Booklet

More information

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage

More information

GATE 2017 ECE Session 3 Answer Key

GATE 2017 ECE Session 3 Answer Key 1. Three pair cubical dice are thrown simultaneously. What is the probability that all three dice have same number is... Ans. ( 1 36 ). The one of the eigen value is real, rest are imaginary the real value

More information

NAME SID EE42/100 Spring 2013 Final Exam 1

NAME SID EE42/100 Spring 2013 Final Exam 1 NAME SID EE42/100 Spring 2013 Final Exam 1 1. Short answer questions a. There are approximately 36x10 50 nucleons (protons and neutrons) in the earth. If we wanted to give each one a unique n-bit address,

More information

Semiconductor Physics fall 2012 problems

Semiconductor Physics fall 2012 problems Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each

More information

ECE 546 Lecture 10 MOS Transistors

ECE 546 Lecture 10 MOS Transistors ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type

More information

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may

More information

Chapter 13 Small-Signal Modeling and Linear Amplification

Chapter 13 Small-Signal Modeling and Linear Amplification Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors

More information

Design of Analog Integrated Circuits

Design of Analog Integrated Circuits Design of Analog Integrated Circuits Chapter 11: Introduction to Switched- Capacitor Circuits Textbook Chapter 13 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4

More information

ECE315 / ECE515 Lecture-2 Date:

ECE315 / ECE515 Lecture-2 Date: Lecture-2 Date: 04.08.2016 NMOS I/V Characteristics Discussion on I/V Characteristics MOSFET Second Order Effect NMOS I-V Characteristics ECE315 / ECE515 Gradual Channel Approximation: Cut-off Linear/Triode

More information

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution ECE-342 Test 3: Nov 30, 2010 6:00-8:00, Closed Book Name : Solution All solutions must provide units as appropriate. Unless otherwise stated, assume T = 300 K. 1. (25 pts) Consider the amplifier shown

More information

EECS 105: FALL 06 FINAL

EECS 105: FALL 06 FINAL University of California College of Engineering Department of Electrical Engineering and Computer Sciences Jan M. Rabaey TuTh 2-3:30 Wednesday December 13, 12:30-3:30pm EECS 105: FALL 06 FINAL NAME Last

More information

GATE 2007 Electronics and Communication Engineering

GATE 2007 Electronics and Communication Engineering GATE 2007 Electronics and Communication Engineering Q.1 to Q.20 carry one mark each 1. If E denotes expectation, the variance of a random variable X is given by (A) E[X ] E [X] (C) E[X ] (B) E[X ] E [X]

More information

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics Lena Peterson 2015-10-13 Outline (1) Why is the CMOS inverter gain not infinite? Large-signal

More information

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the

More information

Electronic Circuits Summary

Electronic Circuits Summary Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent

More information

B. Both A and R are correct but R is not correct explanation of A. C. A is true, R is false. D. A is false, R is true

B. Both A and R are correct but R is not correct explanation of A. C. A is true, R is false. D. A is false, R is true 1. Assertion (A): A demultiplexer can be used as a decode r. Reason (R): A demultiplexer can be built by using AND gates only. A. Both A and R are correct and R is correct explanation of A B. Both A and

More information

Examination paper for TFY4185 Measurement Technique/ Måleteknikk

Examination paper for TFY4185 Measurement Technique/ Måleteknikk Page 1 of 14 Department of Physics Examination paper for TFY4185 Measurement Technique/ Måleteknikk Academic contact during examination: Patrick Espy Phone: +47 41 38 65 78 Examination date: 15 August

More information

General Aptitude. Q. No. 1 5 Carry One Mark Each

General Aptitude. Q. No. 1 5 Carry One Mark Each EC GATE-05-PAPER-03 www.gateforum.com General Aptitude Q. No. 5 Carry One Mark Each. An apple costs Rs. 0. An onion costs Rs. 8. Select the most suitable sentence with respect to grammar and usage. The

More information

MOS Transistor Theory

MOS Transistor Theory CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS

More information

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually

More information

EC Objective Paper I (Set - D)

EC Objective Paper I (Set - D) EC-Objective Paper-I ESE-5 www.gateforum.com EC Objective Paper I (Set - D). If a system produces frequencies in the output are not present in the input, then the system cannot be Minimum phase system

More information

General Aptitude. Q. No. 1 5 Carry One Mark Each

General Aptitude. Q. No. 1 5 Carry One Mark Each EC GATE-05-PAPER-03 www.gateforum.com General Aptitude Q. No. 5 Carry One Mark Each. An apple costs Rs. 0. An onion costs Rs. 8. Select the most suitable sentence with respect to grammar and usage. (A)

More information

GATE : , Copyright reserved. Web:www.thegateacademy.com

GATE : , Copyright reserved. Web:www.thegateacademy.com GATE-2016 Index 1. Question Paper Analysis 2. Question Paper & Answer keys : 080-617 66 222, info@thegateacademy.com Copyright reserved. Web:www.thegateacademy.com ANALYSIS OF GATE 2016 Electrical Engineering

More information

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET EE 230 Lecture 33 Nonlinear Circuits and Nonlinear Devices Diode BJT MOSFET Review from Last Time: n-channel MOSFET Source Gate L Drain W L EFF Poly Gate oxide n-active p-sub depletion region (electrically

More information

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS ) ECE 4420 Spring 2005 Page 1 FINAL EXAMINATION NAME SCORE /100 Problem 1O 2 3 4 5 6 7 Sum Points INSTRUCTIONS: This exam is closed book. You are permitted four sheets of notes (three of which are your sheets

More information

6.012 Electronic Devices and Circuits Spring 2005

6.012 Electronic Devices and Circuits Spring 2005 6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):

More information

Answer Key. Electronics Engineering GATE Forenoon Session 31st Jan, Write us at Phone: ,

Answer Key. Electronics Engineering GATE Forenoon Session 31st Jan, Write us at Phone: , Answer Key of Electronics Engineering GATE-2015 Forenoon Session 31st Jan, 2015 Write us at info@madeeasy.in Phone: 011-45124612, 9958995830 www.madeeasy.in Page 1 Section - I (General Aptitude) Q.1 Choose

More information

MOS Transistor Theory

MOS Transistor Theory MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors

More information

Q. 1 Q. 5 carry one mark each.

Q. 1 Q. 5 carry one mark each. GATE 2019 General Aptitude (GA) Set-3 Q. 1 Q. 5 carry one mark each. Q.1 I am not sure if the bus that has been booked will be able to all the students. (A) sit (B) deteriorate (C) fill (D) accommodate

More information

MOSFET: Introduction

MOSFET: Introduction E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major

More information

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs EECS 142 Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California,

More information

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula

More information

GATE 2016 General Aptitude - GA Set-3 Q. 1 Q. 5 carry one mark each. Q.1 Based on the given statements, select the appropriate option with respect to grammar and usage. Statements (i) The height of Mr.

More information

GATEFORUM- India s No.1 institute for GATE training 1

GATEFORUM- India s No.1 institute for GATE training 1 EE-GATE-03 PAPER Q. No. 5 Carry One Mark Each. Given a vector field F = y xax yzay = x a z, the line integral F.dl evaluated along a segment on the x-axis from x= to x= is -.33 (B) 0.33 (D) 7 : (B) x 0.

More information

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR EE 23 Lecture 3 THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR Quiz 3 Determine I X. Assume W=u, L=2u, V T =V, uc OX = - 4 A/V 2, λ= And the number is? 3 8 5 2? 6 4 9 7 Quiz 3

More information

MOS Transistor I-V Characteristics and Parasitics

MOS Transistor I-V Characteristics and Parasitics ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes

More information

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom ID # NAME EE-255 EXAM 3 April 7, 1998 Instructor (circle one) Ogborn Lundstrom This exam consists of 20 multiple choice questions. Record all answers on this page, but you must turn in the entire exam.

More information

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing

More information

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit. 14ECEI302/EC 212 1. Answer all questions (1X12=12 Marks) a What are the applications of linked list? b Compare singly linked list and doubly linked list. c Define ADT. d What are the basic operations of

More information

ECE 342 Solid State Devices & Circuits 4. CMOS

ECE 342 Solid State Devices & Circuits 4. CMOS ECE 34 Solid State Devices & Circuits 4. CMOS Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 34 Jose Schutt Aine 1 Digital Circuits V IH : Input

More information

ECE 546 Lecture 11 MOS Amplifiers

ECE 546 Lecture 11 MOS Amplifiers ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase

More information

55:041 Electronic Circuits The University of Iowa Fall Final Exam

55:041 Electronic Circuits The University of Iowa Fall Final Exam Final Exam Name: Score Max: 135 Question 1 (1 point unless otherwise noted) a. What is the maximum theoretical efficiency for a class-b amplifier? Answer: 78% b. The abbreviation/term ESR is often encountered

More information

6.012 Electronic Devices and Circuits

6.012 Electronic Devices and Circuits Page 1 of 10 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits Exam No. 2 Thursday, November 5, 2009 7:30 to

More information

Conventional Paper I (a) (i) What are ferroelectric materials? What advantages do they have over conventional dielectric materials?

Conventional Paper I (a) (i) What are ferroelectric materials? What advantages do they have over conventional dielectric materials? Conventional Paper I-03.(a) (i) What are ferroelectric materials? What advantages do they have over conventional dielectric materials? (ii) Give one example each of a dielectric and a ferroelectric material

More information

Appendix 1: List of symbols

Appendix 1: List of symbols Appendix 1: List of symbols Symbol Description MKS Units a Acceleration m/s 2 a 0 Bohr radius m A Area m 2 A* Richardson constant m/s A C Collector area m 2 A E Emitter area m 2 b Bimolecular recombination

More information

II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017

II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017 CSE/IT 213 (CR) Total No. of Questions :09] [Total No. of Pages : 03 II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017 First Semester CSE/IT BASIC ELECTRICAL AND ELECTRONICS ENGINEERING Time: Three Hours

More information

3. (a) Figure 3(a) shows a Bridge T network used in control systems. The element values are clearly marked in the figure.

3. (a) Figure 3(a) shows a Bridge T network used in control systems. The element values are clearly marked in the figure. I.E.S.-(Conv.) 1987 ELECTRICAL ENGINEERING PAPER - I PART A 1. (a) Define precisely unit step and unit impulse functions. Sketch the following function from t = 0 to t = 10 units, indicating all salient

More information

Metal-oxide-semiconductor field effect transistors (2 lectures)

Metal-oxide-semiconductor field effect transistors (2 lectures) Metal-ide-semiconductor field effect transistors ( lectures) MOS physics (brief in book) Current-voltage characteristics - pinch-off / channel length modulation - weak inversion - velocity saturation -

More information

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3 ECE 523/42 - Analog Electronics University of New Mexico Solutions Homework 3 Problem 7.90 Show that when ro is taken into account, the voltage gain of the source follower becomes G v v o v sig R L r o

More information

University of Toronto. Final Exam

University of Toronto. Final Exam University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last

More information

Chapter 4 Field-Effect Transistors

Chapter 4 Field-Effect Transistors Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation

More information

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1 LECTURE 310 OPEN-LOOP COMPARATORS LECTURE ORGANIZATION Outline Characterization of comparators Dominant pole, open-loop comparators Two-pole, open-loop

More information

Lecture 04 Review of MOSFET

Lecture 04 Review of MOSFET ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D

More information

ELECTRONICS IA 2017 SCHEME

ELECTRONICS IA 2017 SCHEME ELECTRONICS IA 2017 SCHEME CONTENTS 1 [ 5 marks ]...4 2...5 a. [ 2 marks ]...5 b. [ 2 marks ]...5 c. [ 5 marks ]...5 d. [ 2 marks ]...5 3...6 a. [ 3 marks ]...6 b. [ 3 marks ]...6 4 [ 7 marks ]...7 5...8

More information

Semiconductor Physics Problems 2015

Semiconductor Physics Problems 2015 Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible

More information

Instrumentation Engineering Q. No. 1 to 25 Carry One Mark Each (C)

Instrumentation Engineering Q. No. 1 to 25 Carry One Mark Each (C) IN GATE-07-PAPER www.gateforum.com Instrumentation Engineering Q. No. to 5 Carry One Mark Each. A system is described by the following differential equation: dy t dt dx t yt xt,x0 y0 0 dt Where x(t) and

More information

EC/EE DIGITAL ELECTRONICS

EC/EE DIGITAL ELECTRONICS EC/EE 214(R-15) Total No. of Questions :09] [Total No. of Pages : 02 II/IV B.Tech. DEGREE EXAMINATIONS, DECEMBER- 2016 First Semester EC/EE DIGITAL ELECTRONICS Time: Three Hours 1. a) Define Encoder Answer

More information

GATE 2010 Electronics and Communication Engineering

GATE 2010 Electronics and Communication Engineering GATE 2010 Electronics and Communication Engineering Q.1 Q.25 carry one mark each. Q1. The eigen values of a skew-symmetric matrix are (A) Always zero (B) Always pure imaginary (C) Either zero or pure imaginary

More information

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130 ALETON UNIVESITY FINAL EXAMINATION December 005 DUATION 3 HOUS No. of Students 130 Department Name & ourse Number: Electronics ELE 3509 ourse Instructor(s): Prof. John W. M. ogers and alvin Plett AUTHOIZED

More information

EE105 - Fall 2005 Microelectronic Devices and Circuits

EE105 - Fall 2005 Microelectronic Devices and Circuits EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture

More information

Introduction to CMOS RF Integrated Circuits Design

Introduction to CMOS RF Integrated Circuits Design V. Voltage Controlled Oscillators Fall 2012, Prof. JianJun Zhou V-1 Outline Phase Noise and Spurs Ring VCO LC VCO Frequency Tuning (Varactor, SCA) Phase Noise Estimation Quadrature Phase Generator Fall

More information

The Devices: MOS Transistors

The Devices: MOS Transistors The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor

More information

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00 1 Name: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND Final Exam Physics 3000 December 11, 2012 Fall 2012 9:00-11:00 INSTRUCTIONS: 1. Answer all seven (7) questions.

More information

Conventional Paper I-2010

Conventional Paper I-2010 Conventional Paper I-010 1. (a) Sketch the covalent bonding of Si atoms in a intrinsic Si crystal Illustrate with sketches the formation of bonding in presence of donor and acceptor atoms. Sketch the energy

More information

INSTRUMENTAL ENGINEERING

INSTRUMENTAL ENGINEERING INSTRUMENTAL ENGINEERING Subject Code: IN Course Structure Sections/Units Section A Unit 1 Unit 2 Unit 3 Unit 4 Unit 5 Unit 6 Section B Section C Section D Section E Section F Section G Section H Section

More information

Lecture 3: CMOS Transistor Theory

Lecture 3: CMOS Transistor Theory Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors

More information

EE 560 MOS TRANSISTOR THEORY

EE 560 MOS TRANSISTOR THEORY 1 EE 560 MOS TRANSISTOR THEORY PART 1 TWO TERMINAL MOS STRUCTURE V G (GATE VOLTAGE) 2 GATE OXIDE SiO 2 SUBSTRATE p-type doped Si (N A = 10 15 to 10 16 cm -3 ) t ox V B (SUBSTRATE VOLTAGE) EQUILIBRIUM:

More information

SEM-2016(02)-I ELECTRICAL ENGINEERING. Paper -1. Please read the following instructions carefully before attempting questions.

SEM-2016(02)-I ELECTRICAL ENGINEERING. Paper -1. Please read the following instructions carefully before attempting questions. Roll No. Candidate should write his/her Roll No. here. Total No. of Questions : 7 No. of Printed Pages : 8 SEM-2016(02)-I ELECTRICAL ENGINEERING Paper -1 Time : 3 Hours ] [ Total Marks ; 300 Instructions

More information

GATE EE Topic wise Questions SIGNALS & SYSTEMS

GATE EE Topic wise Questions SIGNALS & SYSTEMS www.gatehelp.com GATE EE Topic wise Questions YEAR 010 ONE MARK Question. 1 For the system /( s + 1), the approximate time taken for a step response to reach 98% of the final value is (A) 1 s (B) s (C)

More information

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring

More information

S No. Questions Bloom s Taxonomy Level UNIT-I

S No. Questions Bloom s Taxonomy Level UNIT-I GROUP-A (SHORT ANSWER QUESTIONS) S No. Questions Bloom s UNIT-I 1 Define oxidation & Classify different types of oxidation Remember 1 2 Explain about Ion implantation Understand 1 3 Describe lithography

More information

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002 Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction

More information

ELEN 610 Data Converters

ELEN 610 Data Converters Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power

More information

EE40 Midterm Review Prof. Nathan Cheung

EE40 Midterm Review Prof. Nathan Cheung EE40 Midterm Review Prof. Nathan Cheung 10/29/2009 Slide 1 I feel I know the topics but I cannot solve the problems Now what? Slide 2 R L C Properties Slide 3 Ideal Voltage Source *Current depends d on

More information

Conventional Paper-I Part A. 1. (a) Define intrinsic wave impedance for a medium and derive the equation for intrinsic vy

Conventional Paper-I Part A. 1. (a) Define intrinsic wave impedance for a medium and derive the equation for intrinsic vy EE-Conventional Paper-I IES-01 www.gateforum.com Conventional Paper-I-01 Part A 1. (a) Define intrinsic wave impedance for a medium and derive the equation for intrinsic vy impedance for a lossy dielectric

More information

ECE 497 JS Lecture - 12 Device Technologies

ECE 497 JS Lecture - 12 Device Technologies ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density

More information

Circle the one best answer for each question. Five points per question.

Circle the one best answer for each question. Five points per question. ID # NAME EE-255 EXAM 3 November 8, 2001 Instructor (circle one) Talavage Gray This exam consists of 16 multiple choice questions and one workout problem. Record all answers to the multiple choice questions

More information

Lecture 11: MOS Transistor

Lecture 11: MOS Transistor Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Cross-section and layout

More information

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012

1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012 /3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS -V th " VGS vi - I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F

More information

India s No. 1 Institute for GATE, ESE & PSU s. Instrumentation Engineering (IN) Chapter/Topic wise Tests 40

India s No. 1 Institute for GATE, ESE & PSU s. Instrumentation Engineering (IN) Chapter/Topic wise Tests 40 India s No. 1 Institute for GATE, ESE & PSU s GATE - 2019 Online Test Series Instrumentation Engineering (IN) Total No.of Tests: 74 Chapter/Topic wise Tests 40 Subject wise / Multi Subject Grand Tests

More information