SyreNe System Reduction for Nanoscale IC Design

Size: px
Start display at page:

Download "SyreNe System Reduction for Nanoscale IC Design"

Transcription

1 System Reduction for Nanoscale Max Planck Institute for Dynamics of Complex Technical Systeme Computational Methods in Systems and Control Theory Group Magdeburg Technische Universität Chemnitz Fakultät für Mathematik Mathematik in Industrie und Technik Chemnitz System Reduction for Nanoscale for Complex Dynamical Systems TU Berlin, 2 December 2010

2 Background What is? is a research network within the BMBF (German Federal Ministry of Education and Research) funded program Mathematics for Innovations in Industry and Services It started July 1, 2007, and will terminate December 31, projects, 4 universities, 1 research institute, 3 industrial partners. 1st workshop: for Circuit Simulation, held in Hamburg, October 30 31, 2008; proceedings will appear in Springer Lecture Notes in Electrical Engineering, Vol. 74, Feb Successor: BMBF research network for Fast Simulation of new Semiconductor Devices for Nano- and Microsystems-Technology, October 1, 2010 September 30, 2013; 4 universities, 2 research institutes, 4 industrial partners cooperate in 6 projects. 2/13

3 System Reduction for Nanoscale Personnel and Industrial Partners } TU Chemnitz } Prof. Dr. Dipl.-Math. techn. Andre Schneider Dipl.-Math. techn. Thomas Mach Prof. Dr. Michael Hinze Dipl.-Math. Ulrich Matthes Dipl.-Math. techn. Andre Eppler Prof. Dr. Heike Faßbender Juan Pablo Amorocho M.Sc. Dipl.-Math. Oliver Schmidt Dr. Tatjana Stykel Dr. Andreas Steinbrecher { Dipl.-Math. techn. Martin Kunkel } } } 3/13 { z Dr. Patrick Lang TU Berlin ITWM Kaiserslautern z { { z } Prof. Dr. Matthias Bollho fer TU Braunschweig TU Braunschweig z { z Universita t Hamburg z {

4 Micro-/ Micro- / Miniaturization Circuit Simulation State-of-the-art in 2006 (at proposal writing) Development of electronic devices and integrated circuits (ICs) with structures in the µ- (1 µm= 10 6 m) to nano- (1 nm= 10 9 m) range. Transition from Micro- to in order to achieve higher performance using smaller devices at lower cost. Miniaturization of common ICs based on silicon reaches its physical limits, frequency cannot be increased arbitrarily. Further miniaturization requires use of Nanotechnology, so far without the use of quantum effects (tunnel effect is already employed to some extent). 4/13

5 Micro-/ Micro- / Miniaturization Circuit Simulation Applications Consumer selectronics (video game consoles, MP3 player,... ) mobile and smart phones, computer technology (CPUs, DRAM,... ) navigation, sensors, ASICs = Application-Specific ICs, e.g. for automotive engineering, automatic control, medical engineering,... 4/13

6 Miniaturization Moore s Law Moore s Law (1965/75) states that the number of transistors on a chip doubles every 24 months. Micro- / Miniaturization Circuit Simulation 5/13 Source: s_law_-_2008.svg

7 Miniaturization Roadmap of CMOS ( Complementary Metal Oxide Semiconductor ) Technology Micro- / Miniaturization Circuit Simulation Production process of ICs is mostly based on CMOS technology ( Complementary Metal Oxide Semiconductor ). 2 complimentary (n-/p-channel) MOSFETs are connected to enable logical operations. 6/13

8 Miniaturization Roadmap of CMOS ( Complementary Metal Oxide Semiconductor ) Technology Micro- / Miniaturization Circuit Simulation 6/13 CMOS Technology Miniaturization Microtechnology 10 µm e.g., Intel 4004 (1971) 3 µm e.g., Intel 8086 (1978) 1.5 µm e.g., Intel (1982) 1 µm e.g., Intel 386 (1985) 800 nm (0.80 µm) e.g., Intel 486 (1989) 600 nm (0.60 µm) e.g., Intel 486DX2 (1990) 350 nm (0.35 µm) e.g., Intel Pentium Pro (1995), Nintendo nm (0.25 µm) e.g., DEC Alpha (1999), Playstation nm (0.18 µm) e.g., Intel Pentium P4 (2000) 130 nm (0.13 µm) Nanotechnology (< 100nm) 90 nm 65 nm e.g., Intel Core 2 Duo (2006) 45 nm e.g., Intel Core 2 Extreme (2007) 32 nm Intel Core i7 980X Gulftown (03/2010) 22 nm limit of CMOS production (2011/12) 16 nm transition to (2018) 11 nm (tunnel effect) (2022) Source: ITRS International Technology Roadmap for Semiconductors

9 System Reduction for Nanoscale Miniaturization Roadmap of CMOS ( Complementary Metal Oxide Semiconductor ) Technology Micro/ Miniaturization Circuit Simulation Size matters... Transient-Voltage-Suppression (TVS)-Diode (Infineon Technologies). Protection against electro-static discharge, for high-speed interfaces, e.g., USB 2.0, Ethernet 10/1000, etc. 6/13

10 Circuit Simulation Micro- / Miniaturization Circuit Simulation VLSI Circuit Simulation Uses mathematical models to replicate behavior of electronic circuits (or devices device simulation). VLSI simulation before production of first prototype increases the efficiency of the VLSI design process significantly, errors can be detected and avoided in the prototype. Particularly, photo-masking for IC prototypes is extremely expensive, testing of internal signal transmission is extremely difficult. Hence: numerical simulation is indispensable for VLSI design! Source: 7/13

11 Circuit Simulation Micro- / Miniaturization Circuit Simulation VLSI Circuit Simulation Uses mathematical models to replicate behavior of electronic circuits (or devices device simulation). VLSI simulation before production of first prototype increases the efficiency of the VLSI design process significantly, errors can be detected and avoided in the prototype. Particularly, photo-masking for IC prototypes is extremely expensive, testing of internal signal transmission is extremely difficult. Hence: numerical simulation is indispensable for VLSI design! Source: 7/13

12 Introduction Further Aspects Micro- / Miniaturization Circuit Simulation Complete IC models cannot be simulated, sub-circuits consist of hundreds to millions of equations, i.e., high-dimensionality!. Numerical simulation is possible by connecting compact models of sub-circuits. Modeling of nonlinear devices (diodes, transistors) leads to nonlinear systems of differential algebraic equations (DAEs). Critical devices can no longer be replaced by partial element equivalent circuits (PEECs). Device simulation requires partial differential equations (PDEs, drift diffusion (DD) model). Coupling of circuits and DD device models leads to partial differential-algebraic equations (PDAEs). 8/13

13 Motivation for System/ Motivation Goals Consequences of miniaturization Moore s Law circuit models require increasingly many equations, for the network topology (Kirchhoff laws) on the one hand and characteristic equations for devices on the other hand. 9/13

14 Motivation for System/ Motivation Goals Consequences of miniaturization Moore s Law circuit models require increasingly many equations, for the network topology (Kirchhoff laws) on the one hand and characteristic equations for devices on the other hand. Verification of VLSI design requires numerous simulations for varying input signals. 9/13

15 Motivation for System/ Motivation Goals Consequences of miniaturization Moore s Law circuit models require increasingly many equations, for the network topology (Kirchhoff laws) on the one hand and characteristic equations for devices on the other hand. Verification of VLSI design requires numerous simulations for varying input signals. Increasing integration density and multi-layer layout 9/13

16 Motivation for System/ Multi-layer layouts Motivation Goals Source: 9/13

17 Motivation for System/ Motivation Goals Consequences of miniaturization Moore s Law circuit models require increasingly many equations, for the network topology (Kirchhoff laws) on the one hand and characteristic equations for devices on the other hand. Verification of VLSI design requires numerous simulations for varying input signals. Increasing integration density and multi-layer layout more and more parasitic effects which must be included in the simulation model. 9/13

18 Motivation for System/ Motivation Goals Consequences of miniaturization Moore s Law circuit models require increasingly many equations, for the network topology (Kirchhoff laws) on the one hand and characteristic equations for devices on the other hand. Verification of VLSI design requires numerous simulations for varying input signals. Increasing integration density and multi-layer layout more and more parasitic effects which must be included in the simulation model. Today s computer generation does not provide the computing capacities to simulate the behavior of their successors! 9/13

19 Motivation for System/ Motivation Goals Consequence: Methods for reduction of the complexity of mathematical models for VLSI design (electronic design automation, EDA) indispensable! System/ 9/13

20 Goals of Motivation Goals Automatic computation of compact models. Errors in output signals of reduced models should satisfy prescribed error tolerance. Require computable error estimates! Preserve physical properties: stability, passivity. Reduced models should lead to significantly faster simulation times! Reduced models should be realizable as circuit (sufficient: reziprocity). 10/13

21 Goals of Motivation Goals Automatic computation of compact models. Errors in output signals of reduced models should satisfy prescribed error tolerance. Require computable error estimates! Preserve physical properties: stability, passivity. Reduced models should lead to significantly faster simulation times! Reduced models should be realizable as circuit (sufficient: reziprocity). 10/13

22 Goals of Motivation Goals Automatic computation of compact models. Errors in output signals of reduced models should satisfy prescribed error tolerance. Require computable error estimates! Preserve physical properties: stability, passivity. Reduced models should lead to significantly faster simulation times! Reduced models should be realizable as circuit (sufficient: reziprocity). 10/13

23 Goals of Motivation Goals Automatic computation of compact models. Errors in output signals of reduced models should satisfy prescribed error tolerance. Require computable error estimates! Preserve physical properties: stability, passivity. Reduced models should lead to significantly faster simulation times! Reduced models should be realizable as circuit (sufficient: reziprocity). 10/13

24 Goals of Motivation Goals Automatic computation of compact models. Errors in output signals of reduced models should satisfy prescribed error tolerance. Require computable error estimates! Preserve physical properties: stability, passivity. Reduced models should lead to significantly faster simulation times! Reduced models should be realizable as circuit (sufficient: reziprocity). 10/13

25 Goals of Motivation Goals Automatic computation of compact models. Errors in output signals of reduced models should satisfy prescribed error tolerance. Require computable error estimates! Preserve physical properties: stability, passivity. Reduced models should lead to significantly faster simulation times! Reduced models should be realizable as circuit (sufficient: reziprocity). 10/13

26 Goals of Motivation Goals Automatic computation of compact models. Errors in output signals of reduced models should satisfy prescribed error tolerance. Require computable error estimates! Preserve physical properties: stability, passivity. Reduced models should lead to significantly faster simulation times! Reduced models should be realizable as circuit (sufficient: reziprocity). 10/13

27 System Reduction for Nanoscale Goals Development of methods for model and system reduction of high-dimensional nanoelectronic IC models. Comparison of methods and verification in practical semiconductor development environments. 2 complementary approaches: Reduction of coupled device-circuit system using global method. Decoupling of individual devices and linear sub-circuits, generation of corresponding compact models, coupling of reduced models. 11/13

28 12/13 TP1 Model order reduction for coupled systems of ICs U Hamburg, PI: Michael Hinze TP2 Passivity preserving model reduction for nonlinear DAEs TU Braunschweig, PI: Heike Faßbender TP3 Element-based model reduction in circuit simulation TU Berlin, PI: Tatjana Stykel TP4 Reduced representation of power grid models TU Chemnitz, PI: TP5 Coupling of numeric/symbolic reduction techniques for the generation of parameterized models of nanoelectronic systems Fraunhofer ITWM Kaiserslautern, PI: Patrick Lang TP6 Numerical solution of systems of equations and coupling of components in model order reduction TU Braunschweig, PI: Matthias Bollhöfer

29 Results... presented at for Complex Dynamical Systems Friday, December 3, session SYRENE I 14:30 14:50 Ulrich Matthes (TP1) Residual based POD Model Order Reduction of Drift-Diffusion Equations in electrical networks 14:50 15:10 Andreas Steinbrecher (TP3) PABTEC: A software package for model reduction of nonlinear circuit equations 15:10 15:30 André K. Eppler (TP6) Low rank Krylov subsapce methods for solving large Lyapunov equations Saturday, December 4, session SYRENE II 10:00 10:20 André Schneider (TP4) Reduced Representation of Power Grid Models 10:20 10:40 Juan Pablo Amorocho (TP2) Model Order Reduction of Large Nonlinear Electric Circuits via the Trajectory Piecewise- Linear Approach 10:40 11:00 Oliver Schmidt (TP5) Coupled symbolic-numerical model reduction using the hierarchical structure of nonlinear electrical circuits For more details, visit Enjoy the workshop! 13/13

30 Results... presented at for Complex Dynamical Systems Friday, December 3, session SYRENE I 14:30 14:50 Ulrich Matthes (TP1) Residual based POD Model Order Reduction of Drift-Diffusion Equations in electrical networks 14:50 15:10 Andreas Steinbrecher (TP3) PABTEC: A software package for model reduction of nonlinear circuit equations 15:10 15:30 André K. Eppler (TP6) Low rank Krylov subsapce methods for solving large Lyapunov equations Saturday, December 4, session SYRENE II 10:00 10:20 André Schneider (TP4) Reduced Representation of Power Grid Models 10:20 10:40 Juan Pablo Amorocho (TP2) Model Order Reduction of Large Nonlinear Electric Circuits via the Trajectory Piecewise- Linear Approach 10:40 11:00 Oliver Schmidt (TP5) Coupled symbolic-numerical model reduction using the hierarchical structure of nonlinear electrical circuits For more details, visit Enjoy the workshop! 13/13

31 Results... presented at for Complex Dynamical Systems Friday, December 3, session SYRENE I 14:30 14:50 Ulrich Matthes (TP1) Residual based POD Model Order Reduction of Drift-Diffusion Equations in electrical networks 14:50 15:10 Andreas Steinbrecher (TP3) PABTEC: A software package for model reduction of nonlinear circuit equations 15:10 15:30 André K. Eppler (TP6) Low rank Krylov subsapce methods for solving large Lyapunov equations Saturday, December 4, session SYRENE II 10:00 10:20 André Schneider (TP4) Reduced Representation of Power Grid Models 10:20 10:40 Juan Pablo Amorocho (TP2) Model Order Reduction of Large Nonlinear Electric Circuits via the Trajectory Piecewise- Linear Approach 10:40 11:00 Oliver Schmidt (TP5) Coupled symbolic-numerical model reduction using the hierarchical structure of nonlinear electrical circuits For more details, visit Enjoy the workshop! 13/13

Structure preserving Krylov-subspace methods for Lyapunov equations

Structure preserving Krylov-subspace methods for Lyapunov equations Structure preserving Krylov-subspace methods for Lyapunov equations Matthias Bollhöfer, André Eppler Institute Computational Mathematics TU Braunschweig MoRePas Workshop, Münster September 17, 2009 System

More information

System Reduction for Nanoscale IC Design (SyreNe)

System Reduction for Nanoscale IC Design (SyreNe) System Reduction for Nanoscale IC Design (SyreNe) Peter Benner February 26, 2009 1 Introduction Since 1993, the German Federal Ministry of Education and Research (BMBF Bundesministerium füa Bildung und

More information

ADI-preconditioned FGMRES for solving large generalized Lyapunov equations - A case study

ADI-preconditioned FGMRES for solving large generalized Lyapunov equations - A case study -preconditioned for large - A case study Matthias Bollhöfer, André Eppler TU Braunschweig Institute Computational Mathematics Syrene-MOR Workshop, TU Hamburg October 30, 2008 2 / 20 Outline 1 2 Overview

More information

Model Order Reduction of Electrical Circuits with Nonlinear Elements

Model Order Reduction of Electrical Circuits with Nonlinear Elements Model Order Reduction of Electrical Circuits with Nonlinear Elements Tatjana Stykel and Technische Universität Berlin July, 21 Model Order Reduction of Electrical Circuits with Nonlinear Elements Contents:

More information

Towards parametric model order reduction for nonlinear PDE systems in networks

Towards parametric model order reduction for nonlinear PDE systems in networks Towards parametric model order reduction for nonlinear PDE systems in networks MoRePas II 2012 Michael Hinze Martin Kunkel Ulrich Matthes Morten Vierling Andreas Steinbrecher Tatjana Stykel Fachbereich

More information

A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).

A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room). A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room). The Final Exam will take place from 12:30PM to 3:30PM on Saturday May 12 in 60 Evans.» All of

More information

Chapter 1. Binary Systems 1-1. Outline. ! Introductions. ! Number Base Conversions. ! Binary Arithmetic. ! Binary Codes. ! Binary Elements 1-2

Chapter 1. Binary Systems 1-1. Outline. ! Introductions. ! Number Base Conversions. ! Binary Arithmetic. ! Binary Codes. ! Binary Elements 1-2 Chapter 1 Binary Systems 1-1 Outline! Introductions! Number Base Conversions! Binary Arithmetic! Binary Codes! Binary Elements 1-2 3C Integration 傳輸與介面 IA Connecting 聲音與影像 Consumer Screen Phone Set Top

More information

Future Trends in Microelectronics Impact on Detector Readout. Paul O Connor

Future Trends in Microelectronics Impact on Detector Readout. Paul O Connor Future Trends in Microelectronics Impact on Detector Readout Paul O Connor Outline CMOS Technology Scaling Analog Circuits Radiation Effects Cost Detector Development Symposium Paul O'Connor BNL April

More information

Numerical and symbolic MOR techniques using hierarchical circuit structure

Numerical and symbolic MOR techniques using hierarchical circuit structure Numerical and symbolic MOR techniques using hierarchical circuit structure Numerical and symbolic MOR techniques using hierarchical circuit structure COMSON Autumn School Future Developments in Model Order

More information

3/10/2013. Lecture #1. How small is Nano? (A movie) What is Nanotechnology? What is Nanoelectronics? What are Emerging Devices?

3/10/2013. Lecture #1. How small is Nano? (A movie) What is Nanotechnology? What is Nanoelectronics? What are Emerging Devices? EECS 498/598: Nanocircuits and Nanoarchitectures Lecture 1: Introduction to Nanotelectronic Devices (Sept. 5) Lectures 2: ITRS Nanoelectronics Road Map (Sept 7) Lecture 3: Nanodevices; Guest Lecture by

More information

Scaling of MOS Circuits. 4. International Technology Roadmap for Semiconductors (ITRS) 6. Scaling factors for device parameters

Scaling of MOS Circuits. 4. International Technology Roadmap for Semiconductors (ITRS) 6. Scaling factors for device parameters 1 Scaling of MOS Circuits CONTENTS 1. What is scaling?. Why scaling? 3. Figure(s) of Merit (FoM) for scaling 4. International Technology Roadmap for Semiconductors (ITRS) 5. Scaling models 6. Scaling factors

More information

Design for Manufacturability and Power Estimation. Physical issues verification (DSM)

Design for Manufacturability and Power Estimation. Physical issues verification (DSM) Design for Manufacturability and Power Estimation Lecture 25 Alessandra Nardi Thanks to Prof. Jan Rabaey and Prof. K. Keutzer Physical issues verification (DSM) Interconnects Signal Integrity P/G integrity

More information

Chapter 2. Design and Fabrication of VLSI Devices

Chapter 2. Design and Fabrication of VLSI Devices Chapter 2 Design and Fabrication of VLSI Devices Jason Cong 1 Design and Fabrication of VLSI Devices Objectives: To study the materials used in fabrication of VLSI devices. To study the structure of devices

More information

Lecture 15: Scaling & Economics

Lecture 15: Scaling & Economics Lecture 15: Scaling & Economics Outline Scaling Transistors Interconnect Future Challenges Economics 2 Moore s Law Recall that Moore s Law has been driving CMOS [Moore65] Corollary: clock speeds have improved

More information

MOSFET: Introduction

MOSFET: Introduction E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major

More information

Symbolic Model Reduction for Linear and Nonlinear DAEs

Symbolic Model Reduction for Linear and Nonlinear DAEs Symbolic Model Reduction for Linear and Nonlinear DAEs Symposium on Recent Advances in MOR TU Eindhoven, The Netherlands November 23rd, 2007 Thomas Halfmann thomas.halfmann@itwm.fraunhofer.de Overview

More information

Introduction to Computer Engineering ECE 203

Introduction to Computer Engineering ECE 203 Introduction to Computer Engineering ECE 203 Northwestern University Department of Electrical Engineering and Computer Science Teacher: Robert Dick Office: L477 Tech Email: dickrp@ece.northwestern.edu

More information

From Physics to Logic

From Physics to Logic From Physics to Logic This course aims to introduce you to the layers of abstraction of modern computer systems. We won t spend much time below the level of bits, bytes, words, and functional units, but

More information

Lecture 4: Technology Scaling

Lecture 4: Technology Scaling Digital Integrated Circuits (83-313) Lecture 4: Technology Scaling Semester B, 2016-17 Lecturer: Dr. Adam Teman TAs: Itamar Levi, Robert Giterman 2 April 2017 Disclaimer: This course was prepared, in its

More information

Model reduction of nonlinear circuit equations

Model reduction of nonlinear circuit equations Model reduction of nonlinear circuit equations Tatjana Stykel Technische Universität Berlin Joint work with T. Reis and A. Steinbrecher BIRS Workshop, Banff, Canada, October 25-29, 2010 T. Stykel. Model

More information

Parametrische Modellreduktion mit dünnen Gittern

Parametrische Modellreduktion mit dünnen Gittern Parametrische Modellreduktion mit dünnen Gittern (Parametric model reduction with sparse grids) Ulrike Baur Peter Benner Mathematik in Industrie und Technik, Fakultät für Mathematik Technische Universität

More information

Device 3D. 3D Device Simulator. Nano Scale Devices. Fin FET

Device 3D. 3D Device Simulator. Nano Scale Devices. Fin FET Device 3D 3D Device Simulator Device 3D is a physics based 3D device simulator for any device type and includes material properties for the commonly used semiconductor materials in use today. The physical

More information

HSG-IMIT Application AG

HSG-IMIT Application AG B4.1 Acceleration Sensors IP-Blocks for MEMS Foundry Surface Micromachining Process R. Knechtel, S. Dempwolf S. Hering X-FAB Semiconductor Foundries AG Haarberstraße 67 99097 Erfurt / Germany T. Link J.

More information

Recent developments for MOR in the electronics industry

Recent developments for MOR in the electronics industry Recent developments for MOR in the electronics industry Wil Schilders Reduced Order Models in Computational Science and Engineering Aachen, January 30-31, 2014 Full proposal oc-2013-1-15312 for a new COST

More information

FPF1003A / FPF1004 IntelliMAX Advanced Load Management Products

FPF1003A / FPF1004 IntelliMAX Advanced Load Management Products August 2012 FPF1003A / FPF1004 IntelliMAX Advanced Load Management Products Features 1.2 V to 5.5 V Input Voltage Operating Range Typical R DS(ON) : - 30 mω at V IN =5.5 V - 35 mω at V IN =3.3 V ESD Protected:

More information

Model order reduction of electrical circuits with nonlinear elements

Model order reduction of electrical circuits with nonlinear elements Model order reduction of electrical circuits with nonlinear elements Andreas Steinbrecher and Tatjana Stykel 1 Introduction The efficient and robust numerical simulation of electrical circuits plays a

More information

Contents Part I Introduction The COMSON Project Part II Partial Differential Algebraic Equations PDAE Modeling and Discretization

Contents Part I Introduction The COMSON Project Part II Partial Differential Algebraic Equations PDAE Modeling and Discretization Contents Part I Introduction 1 The COMSON Project... 3 Michael Günther and Uwe Feldmann 1.1 Trends in Microelectronics... 3 1.2 Scope of the COMSON Project... 4 1.3 Methodology... 5 1.3.1 The Demonstrator

More information

CMOS scaling rules Power density issues and challenges Approaches to a solution: Dimension scaling alone Scaling voltages as well

CMOS scaling rules Power density issues and challenges Approaches to a solution: Dimension scaling alone Scaling voltages as well 6.01 - Microelectronic Devices and Circuits Lecture 16 - CMOS scaling; The Roadmap - Outline Announcements PS #9 - Will be due next week Friday; no recitation tomorrow. Postings - CMOS scaling (multiple

More information

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft ELEN0037 Microelectronic IC Design Prof. Dr. Michael Kraft Lecture 2: Technological Aspects Technology Passive components Active components CMOS Process Basic Layout Scaling CMOS Technology Integrated

More information

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2

More information

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University EE 466/586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 8 Power Dissipation in CMOS Gates Power in CMOS gates Dynamic Power Capacitance switching Crowbar

More information

EE 5211 Analog Integrated Circuit Design. Hua Tang Fall 2012

EE 5211 Analog Integrated Circuit Design. Hua Tang Fall 2012 EE 5211 Analog Integrated Circuit Design Hua Tang Fall 2012 Today s topic: 1. Introduction to Analog IC 2. IC Manufacturing (Chapter 2) Introduction What is Integrated Circuit (IC) vs discrete circuits?

More information

ECE321 Electronics I

ECE321 Electronics I ECE321 Electronics I Lecture 1: Introduction to Digital Electronics Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Tuesday 2:00-3:00PM or by appointment E-mail: payman@ece.unm.edu Slide: 1 Textbook

More information

MOS Transistor Properties Review

MOS Transistor Properties Review MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO

More information

S No. Questions Bloom s Taxonomy Level UNIT-I

S No. Questions Bloom s Taxonomy Level UNIT-I GROUP-A (SHORT ANSWER QUESTIONS) S No. Questions Bloom s UNIT-I 1 Define oxidation & Classify different types of oxidation Remember 1 2 Explain about Ion implantation Understand 1 3 Describe lithography

More information

Comparative Analysis of Practical Threshold Voltage Extraction Techniques for CMOS. Yu-Hsing Cheng ON Semiconductor October 15, 2018

Comparative Analysis of Practical Threshold Voltage Extraction Techniques for CMOS. Yu-Hsing Cheng ON Semiconductor October 15, 2018 Comparative Analysis of Practical Threshold Voltage Extraction Techniques for CMOS and LDMOS Devices in 180 nm Technology Yu-Hsing Cheng ON Semiconductor October 15, 2018 Outline Overview and Background

More information

Lecture 0: Introduction

Lecture 0: Introduction Lecture 0: Introduction Introduction q Integrated circuits: many transistors on one chip q Very Large Scale Integration (VLSI): bucketloads! q Complementary Metal Oxide Semiconductor Fast, cheap, low power

More information

Future trends in radiation hard electronics

Future trends in radiation hard electronics Future trends in radiation hard electronics F. Faccio CERN, Geneva, Switzerland Outline Radiation effects in CMOS technologies Deep submicron CMOS for radiation environments What is the future going to

More information

Floating Point Representation and Digital Logic. Lecture 11 CS301

Floating Point Representation and Digital Logic. Lecture 11 CS301 Floating Point Representation and Digital Logic Lecture 11 CS301 Administrative Daily Review of today s lecture w Due tomorrow (10/4) at 8am Lab #3 due Friday (9/7) 1:29pm HW #5 assigned w Due Monday 10/8

More information

FLCC Seminar. Spacer Lithography for Reduced Variability in MOSFET Performance

FLCC Seminar. Spacer Lithography for Reduced Variability in MOSFET Performance 1 Seminar Spacer Lithography for Reduced Variability in MOSFET Performance Prof. Tsu-Jae King Liu Electrical Engineering & Computer Sciences Dept. University of California at Berkeley Graduate Student:

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor

More information

Accurate Junction Capacitance Modeling for Substrate Crosstalk Calculation

Accurate Junction Capacitance Modeling for Substrate Crosstalk Calculation Accurate Junction Capacitance Modeling for Substrate Crosstalk Calculation M. Klemme, E. Barke klemme@ims.uni-hannover.de, barke@ims.uni-hannover.de Institute of Microelectronic Systems, University of

More information

Last Lecture. Power Dissipation CMOS Scaling. EECS 141 S02 Lecture 8

Last Lecture. Power Dissipation CMOS Scaling. EECS 141 S02 Lecture 8 EECS 141 S02 Lecture 8 Power Dissipation CMOS Scaling Last Lecture CMOS Inverter loading Switching Performance Evaluation Design optimization Inverter Sizing 1 Today CMOS Inverter power dissipation» Dynamic»

More information

Lecture 25. Semiconductor Memories. Issues in Memory

Lecture 25. Semiconductor Memories. Issues in Memory Lecture 25 Semiconductor Memories Issues in Memory Memory Classification Memory Architectures TheMemoryCore Periphery 1 Semiconductor Memory Classification RWM NVRWM ROM Random Access Non-Random Access

More information

Organisasi dan Arsitektur Komputer L#1: Fundamental Concepts Amil A. Ilham

Organisasi dan Arsitektur Komputer   L#1: Fundamental Concepts Amil A. Ilham Organisasi dan Arsitektur Komputer http://www.unhas.ac.id/amil/stmik2016/arsikom/ L#1: Fundamental Concepts Amil A. Ilham http://www.unhas.ac.id/amil Administrasi Kuliah ADMINISTRASI KULIAH 2 Penilaian

More information

EECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology

EECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology EECS240 Spring 2013 Lecture 2: CMOS Technology and Passive Devices Lingkai Kong EECS Today s Lecture EE240 CMOS Technology Passive devices Motivation Resistors Capacitors (Inductors) Next time: MOS transistor

More information

Automotive Grade Silicon Capacitors for Under the Hood Applications

Automotive Grade Silicon Capacitors for Under the Hood Applications Automotive Grade Silicon Capacitors for Under the Hood Applications Sébastien Jacqueline, Laurent Lengignon, Laëtitia Omnès IPDiA, 2 rue de la Girafe, 14000 Caen, France laetitia.omnes@ipdia.com, +33 (0)

More information

Semiconductor Memories

Semiconductor Memories Semiconductor References: Adapted from: Digital Integrated Circuits: A Design Perspective, J. Rabaey UCB Principles of CMOS VLSI Design: A Systems Perspective, 2nd Ed., N. H. E. Weste and K. Eshraghian

More information

EE 434 Lecture 33. Logic Design

EE 434 Lecture 33. Logic Design EE 434 Lecture 33 Logic Design Review from last time: Ask the inverter how it will interpret logic levels V IN V OUT V H =? V L =? V LARGE V H V L V H Review from last time: The two-inverter loop X Y X

More information

AE74 VLSI DESIGN JUN 2015

AE74 VLSI DESIGN JUN 2015 Q.2 a. Write down the different levels of integration of IC industry. (4) b. With neat sketch explain briefly PMOS & NMOS enhancement mode transistor. N-MOS enhancement mode transistor:- This transistor

More information

Toward More Accurate Scaling Estimates of CMOS Circuits from 180 nm to 22 nm

Toward More Accurate Scaling Estimates of CMOS Circuits from 180 nm to 22 nm Toward More Accurate Scaling Estimates of CMOS Circuits from 180 nm to 22 nm Aaron Stillmaker, Zhibin Xiao, and Bevan Baas VLSI Computation Lab Department of Electrical and Computer Engineering University

More information

CMOS Digital Integrated Circuits Lec 13 Semiconductor Memories

CMOS Digital Integrated Circuits Lec 13 Semiconductor Memories Lec 13 Semiconductor Memories 1 Semiconductor Memory Types Semiconductor Memories Read/Write (R/W) Memory or Random Access Memory (RAM) Read-Only Memory (ROM) Dynamic RAM (DRAM) Static RAM (SRAM) 1. Mask

More information

ECE 546 Lecture 10 MOS Transistors

ECE 546 Lecture 10 MOS Transistors ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type

More information

Nanotechnology Nanofabrication of Functional Materials. Marin Alexe Max Planck Institute of Microstructure Physics, Halle - Germany

Nanotechnology Nanofabrication of Functional Materials. Marin Alexe Max Planck Institute of Microstructure Physics, Halle - Germany Nanotechnology Nanofabrication of Functional Materials Marin Alexe Max Planck Institute of Microstructure Physics, Halle - Germany Contents Part I History and background to nanotechnology Nanoworld Nanoelectronics

More information

Review of Semiconductor Physics. Lecture 3 4 Dr. Tayab Din Memon

Review of Semiconductor Physics. Lecture 3 4 Dr. Tayab Din Memon Review of Semiconductor Physics Lecture 3 4 Dr. Tayab Din Memon 1 Electronic Materials The goal of electronic materials is to generate and control the flow of an electrical current. Electronic materials

More information

Institute for Electron Microscopy and Nanoanalysis Graz Centre for Electron Microscopy

Institute for Electron Microscopy and Nanoanalysis Graz Centre for Electron Microscopy Institute for Electron Microscopy and Nanoanalysis Graz Centre for Electron Microscopy Micromechanics Ass.Prof. Priv.-Doz. DI Dr. Harald Plank a,b a Institute of Electron Microscopy and Nanoanalysis, Graz

More information

EE 434 Lecture 13. Basic Semiconductor Processes Devices in Semiconductor Processes

EE 434 Lecture 13. Basic Semiconductor Processes Devices in Semiconductor Processes EE 434 Lecture 3 Basic Semiconductor Processes Devices in Semiconductor Processes Quiz 9 The top view of a device fabricated in a bulk CMOS process is shown in the figure below a) Identify the device b)

More information

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK

KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK KINGS COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK SUBJECT CODE: EC 1354 SUB.NAME : VLSI DESIGN YEAR / SEMESTER: III / VI UNIT I MOS TRANSISTOR THEORY AND

More information

DC and Transient Responses (i.e. delay) (some comments on power too!)

DC and Transient Responses (i.e. delay) (some comments on power too!) DC and Transient Responses (i.e. delay) (some comments on power too!) Michael Niemier (Some slides based on lecture notes by David Harris) 1 Lecture 02 - CMOS Transistor Theory & the Effects of Scaling

More information

CHAPTER 2 AN OVERVIEW OF TCAD SIMULATOR AND SIMULATION METHODOLOGY

CHAPTER 2 AN OVERVIEW OF TCAD SIMULATOR AND SIMULATION METHODOLOGY 15 CHAPTER 2 AN OVERVIEW OF TCAD SIMULATOR AND SIMULATION METHODOLOGY In this chapter TCAD and the various modules available in the TCAD simulator have been discussed. The simulation methodologies to extract

More information

S=0.7 [0.5x per 2 nodes] ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Scaling ITRS Roadmap

S=0.7 [0.5x per 2 nodes] ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Scaling ITRS Roadmap ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 15: October 4, 2013 Scaling Today VLSI Scaling Trends/Disciplines Effects Alternatives (cheating) 1 2 Scaling ITRS Roadmap

More information

Towards a Scalable EKV Compact Model Including Ballistic and Quasi-Ballistic Transport

Towards a Scalable EKV Compact Model Including Ballistic and Quasi-Ballistic Transport 2011 Workshop on Compact Modeling Towards a Scalable EKV Compact Model Including Ballistic and Quasi-Ballistic Transport Christian Enz 1,2, A. Mangla 2 and J.-M. Sallese 2 1) Swiss Center for Electronics

More information

DESIGN OF QCA FULL ADDER CIRCUIT USING CORNER APPROACH INVERTER

DESIGN OF QCA FULL ADDER CIRCUIT USING CORNER APPROACH INVERTER Research Manuscript Title DESIGN OF QCA FULL ADDER CIRCUIT USING CORNER APPROACH INVERTER R.Rathi Devi 1, PG student/ece Department, Vivekanandha College of Engineering for Women rathidevi24@gmail.com

More information

SCORM Based Nano Scale Electronic Devices Modeling Methodology

SCORM Based Nano Scale Electronic Devices Modeling Methodology Fifth LACCEI International Latin American and Caribbean Conference for Engineering and Technology (LACCEI 2007) Developing Entrepreneurial Engineers for the Sustainable Growth of Latin America and the

More information

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model - Spring 003 Lecture 4 Design Rules CMOS Inverter MOS Transistor Model Today s lecture Design Rules The CMOS inverter at a glance An MOS transistor model for manual analysis Important! Labs start next

More information

University of Central Florida. IEEE Electron Devices Colloqium Feb nd 2008

University of Central Florida. IEEE Electron Devices Colloqium Feb nd 2008 University of Central Florida IEEE Electron Devices Colloqium Feb 21-22 nd 2008 Steven H. Voldman, IEEE Fellow Latchup in Semiconductor Technology It s Here! Outline Latchup Basics CMOS Latchup Characterization

More information

Administrative Stuff

Administrative Stuff EE141- Spring 2004 Digital Integrated Circuits Lecture 30 PERSPECTIVES 1 Administrative Stuff Homework 10 posted just for practice. No need to turn in (hw 9 due today). Normal office hours next week. HKN

More information

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR EE 23 Lecture 3 THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR Quiz 3 Determine I X. Assume W=u, L=2u, V T =V, uc OX = - 4 A/V 2, λ= And the number is? 3 8 5 2? 6 4 9 7 Quiz 3

More information

EE236 Electronics. Computer and Systems Engineering Department. Faculty of Engineering Alexandria University. Fall 2014

EE236 Electronics. Computer and Systems Engineering Department. Faculty of Engineering Alexandria University. Fall 2014 EE236 Electronics Computer and Systems Engineering Department Faculty of Engineering Alexandria University Fall 2014 Lecturer: Bassem Mokhtar, Ph.D. Assistant Professor Department of Electrical Engineering

More information

ECE 342 Electronic Circuits. 3. MOS Transistors

ECE 342 Electronic Circuits. 3. MOS Transistors ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to

More information

CMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process

CMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process EECS240 Spring 202 CMOS Cross Section Metal p - substrate p + diffusion Lecture 2: CMOS Technology and Passive Devices Poly n - well n + diffusion Elad Alon Dept. of EECS EECS240 Lecture 2 4 Today s Lecture

More information

VLSI VLSI CIRCUIT DESIGN PROCESSES P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

VLSI VLSI CIRCUIT DESIGN PROCESSES P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT VLSI VLSI CIRCUIT DESIGN PROCESSES P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) SYLLABUS UNIT II VLSI CIRCUIT DESIGN PROCESSES: VLSI Design Flow, MOS Layers, Stick Diagrams, Design Rules and Layout, 2 m CMOS Design

More information

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B) 1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed

More information

! Chris Diorio. ! Gaetano Borrielo. ! Carl Ebeling. ! Computing is in its infancy

! Chris Diorio. ! Gaetano Borrielo. ! Carl Ebeling. ! Computing is in its infancy Welcome to CSE370 Special Thanks!! Instructor: ruce Hemingway " Ts: ryan Nelson and John Hwang " Tool Specialist: Cory Crawford Lecture Materials:! Chris Diorio! Class web " http://www.cs.washington.edu/education/courses/370/currentqtr/

More information

BALANCING-RELATED MODEL REDUCTION FOR DATA-SPARSE SYSTEMS

BALANCING-RELATED MODEL REDUCTION FOR DATA-SPARSE SYSTEMS BALANCING-RELATED Peter Benner Professur Mathematik in Industrie und Technik Fakultät für Mathematik Technische Universität Chemnitz Computational Methods with Applications Harrachov, 19 25 August 2007

More information

Microelectronics Part 1: Main CMOS circuits design rules

Microelectronics Part 1: Main CMOS circuits design rules GBM8320 Dispositifs Médicaux telligents Microelectronics Part 1: Main CMOS circuits design rules Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim! http://www.cours.polymtl.ca/gbm8320/! med-amine.miled@polymtl.ca!

More information

Nanoelectronics. Topics

Nanoelectronics. Topics Nanoelectronics Topics Moore s Law Inorganic nanoelectronic devices Resonant tunneling Quantum dots Single electron transistors Motivation for molecular electronics The review article Overview of Nanoelectronic

More information

Digital Electronics I

Digital Electronics I References Digital Electronics I Katz, R.H. (2004). Contemporary logic design. Benjamin/Cummings. Hayes, J.P. (1993). Introduction to digital logic design. Addison-Wesley. Horowitz, P. & Hill, W. (1989).

More information

Lecture 16: Circuit Pitfalls

Lecture 16: Circuit Pitfalls Introduction to CMOS VLSI Design Lecture 16: Circuit Pitfalls David Harris Harvey Mudd College Spring 2004 Outline Pitfalls Detective puzzle Given circuit and symptom, diagnose cause and recommend solution

More information

DC and AC modeling of minority carriers currents in ICs substrate

DC and AC modeling of minority carriers currents in ICs substrate DC and AC modeling of minority carriers currents in ICs substrate Camillo Stefanucci, Pietro Buccella, Maher Kayal and Jean-Michel Sallese Swiss Federal Institute of Technology Lausanne, Switzerland MOS-AK

More information

With the establishment of the endowed chair, the Beilstein-Institut supported Frank Schulz in his research into new strategies for the synthesis and

With the establishment of the endowed chair, the Beilstein-Institut supported Frank Schulz in his research into new strategies for the synthesis and Beilstein-Institut RESEARCH, TEACHING AND PUBLICATION ACTIVITIES The universities and their research facilities get new impulses: our endowed chairs are a modern form of science funding providing further

More information

Reliability of 3D IC with Via-Middle TSV: Characterization and Modeling

Reliability of 3D IC with Via-Middle TSV: Characterization and Modeling Reliability of 3D IC with Via-Middle TSV: Characterization and Modeling Victor Moroz *, Munkang Choi *, Geert Van der Plas, Paul Marchal, Kristof Croes, and Eric Beyne * Motivation: Build Reliable 3D IC

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 21: April 4, 2017 Memory Overview, Memory Core Cells Penn ESE 570 Spring 2017 Khanna Today! Memory " Classification " ROM Memories " RAM Memory

More information

Characteristics Optimization of Sub-10 nm Double Gate Transistors

Characteristics Optimization of Sub-10 nm Double Gate Transistors Characteristics Optimization of Sub-10 nm Double Gate Transistors YIMING LI 1,,*, JAM-WEM Lee 1, and HONG-MU CHOU 3 1 Departmenet of Nano Device Technology, National Nano Device Laboratories Microelectronics

More information

! Charge Leakage/Charge Sharing. " Domino Logic Design Considerations. ! Logic Comparisons. ! Memory. " Classification. " ROM Memories.

! Charge Leakage/Charge Sharing.  Domino Logic Design Considerations. ! Logic Comparisons. ! Memory.  Classification.  ROM Memories. ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 9: March 9, 8 Memory Overview, Memory Core Cells Today! Charge Leakage/ " Domino Logic Design Considerations! Logic Comparisons! Memory " Classification

More information

Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure

Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure Outline 1. Introduction to MOS structure 2. Electrostatics of MOS in thermal equilibrium 3. Electrostatics of MOS with

More information

GMR based 2D magnetic field sensors

GMR based 2D magnetic field sensors GMR based 2D magnetic field sensors P. Matthes 1,3, M. J. Almeida 1,2, O. Ueberschär 1, M. Müller 4, R. Ecke 1, H. Exner 4, S. E. Schulz 1, 2 1 Fraunhofer Institute for Electronic Nano Systems ENAS, Chemnitz,

More information

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories Digital Integrated Circuits A Design Perspective Semiconductor Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies Semiconductor Memory Classification

More information

Moore s Law Forever?

Moore s Law Forever? NCN Nanotechnology 101 Series Moore s Law Forever? Mark Lundstrom Purdue University Network for Computational Nanotechnology West Lafayette, IN USA NCN 1) Background 2) Transistors 3) CMOS 4) Beyond CMOS

More information

Lecture 1: Circuits & Layout

Lecture 1: Circuits & Layout Lecture 1: Circuits & Layout Outline q A Brief History q CMOS Gate esign q Pass Transistors q CMOS Latches & Flip-Flops q Standard Cell Layouts q Stick iagrams 2 A Brief History q 1958: First integrated

More information

EE241 - Spring 2000 Advanced Digital Integrated Circuits. References

EE241 - Spring 2000 Advanced Digital Integrated Circuits. References EE241 - Spring 2000 Advanced Digital Integrated Circuits Lecture 26 Memory References Rabaey, Digital Integrated Circuits Memory Design and Evolution, VLSI Circuits Short Course, 1998.» Gillingham, Evolution

More information

Single Event Effects: SRAM

Single Event Effects: SRAM Scuola Nazionale di Legnaro 29/3/2007 Single Event Effects: SRAM Alessandro Paccagnella Dipartimento di Ingegneria dell Informazione Università di Padova alessandro.paccagnella@unipd.it OUTLINE Introduction

More information

PHYS 3313 Section 001 Lecture #21 Monday, Nov. 26, 2012

PHYS 3313 Section 001 Lecture #21 Monday, Nov. 26, 2012 PHYS 3313 Section 001 Lecture #21 Monday, Nov. 26, 2012 Superconductivity Theory, The Cooper Pair Application of Superconductivity Semi-Conductor Nano-technology Graphene 1 Announcements Your presentations

More information

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET EE 230 Lecture 33 Nonlinear Circuits and Nonlinear Devices Diode BJT MOSFET Review from Last Time: n-channel MOSFET Source Gate L Drain W L EFF Poly Gate oxide n-active p-sub depletion region (electrically

More information

Intro To Digital Logic

Intro To Digital Logic Intro To Digital Logic 1 Announcements... Project 2.2 out But delayed till after the midterm Midterm in a week Covers up to last lecture + next week's homework & lab Nick goes "H-Bomb of Justice" About

More information

Molecular Electronics For Fun and Profit(?)

Molecular Electronics For Fun and Profit(?) Molecular Electronics For Fun and Profit(?) Prof. Geoffrey Hutchison Department of Chemistry University of Pittsburgh geoffh@pitt.edu July 22, 2009 http://hutchison.chem.pitt.edu Moore s Law: Transistor

More information

Role of Computer Experiment

Role of Computer Experiment Role of Computer Experiment Experimental World Computer Experiment Theoretical World Accumulation of factual information Checks and stimuli Ordering of factual information into logically coherent patterns

More information

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

! CMOS Process Enhancements. ! Semiconductor Physics.  Band gaps.  Field Effects. ! MOS Physics.  Cut-off.  Depletion. ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 9, 019 MOS Transistor Theory, MOS Model Lecture Outline CMOS Process Enhancements Semiconductor Physics Band gaps Field Effects

More information

Single Discharge Simulations of Needle Pulses for Electrothermal Ablation

Single Discharge Simulations of Needle Pulses for Electrothermal Ablation Single Discharge Simulations of Needle Pulses for Electrothermal Ablation Matthias Hackert-Oschätzchen *,1, Markus Kreißig 1, Michael Kowalick 1, Henning Zeidler 1, Andreas Schubert 1,4, Oliver Kröning

More information

Chapter 1 :: From Zero to One

Chapter 1 :: From Zero to One Chapter 1 :: From Zero to One Digital Design and Computer Architecture David Money Harris and Sarah L. Harris Copyright 2007 Elsevier 1- Chapter 1 :: Topics Background The Game Plan The Art of Managing

More information