Introduction to Phase Locked Loop (PLL) DIGITAVID, Inc. Ahmed Abu-Hajar, Ph.D.

Size: px
Start display at page:

Download "Introduction to Phase Locked Loop (PLL) DIGITAVID, Inc. Ahmed Abu-Hajar, Ph.D."

Transcription

1 Introduction to Phase Locked Loop (PLL) DIGITAVID, Inc. Ahmed Abu-Hajar, Ph.D.

2 Presentation Outline What is Phase Locked Loop (PLL) Basic PLL System Problem of Lock Acquisition Phase/Frequency Detector (PFD) Charge Pump PLL Application of PLL

3 What is Phase Locked Loop (PLL) PLL is an Electronic Module (Circuit) that locks the phase of the output to the input. V i Phase Locked Loop V o

4 Locked Vs. Unlocked Phase Example of locked phase V i V o Example of unlocked phase V o V i Phase Error ( φ)

5 Basic PLL System PLL is a feedback system that detects the phase error φ and then adjusts the phase of the output. V i Phase Locked Loop V o V I Phase Detector φ V o The Phase Detector (PD), detects φ between the output and the input through feedback system Voltage Control Oscillator () adjusts the phase difference

6 Implementation of PD Phase Detector is an XOR gate V 1 V o φ V I Phase Detector φ V o ϕ = 1 0 V V I I V = V o o V o V i Phase Error ( φ)

7 What is? is a circuit module that oscillates at a controlled frequency ω. The Oscillating Frequency is controlled using Voltage VControl. That is why the module is called Voltage Control Oscillator ω ω 0 V Control ω ω = ω + K V V Control o Control Vcontrol must be in the steady state for the to operate properly

8 Simple PLL Structure Phase Detector ( XOR ) that detects the phase error φ Low Pass Filter ( to smooth φ ) Voltage Control Oscillator () Basic Idea If VI and Vout are out of phase (unlocked), then the PD module detects the error and the LPF smoothes the error signal. The control signal slows down or speeds up the module; hence, the phase is corrected (locked) V I Phase φ LPF V Control V out Detector φ V out

9 Locked Condition Locked Condition d dt This implies that ( ϕ ϕ ) = 0 in ω in out = ω out V I Phase φ LPF V Control V out Detector φ V out

10 Example: In the UNLOCKED State VI and Vout has φ at the same frequency ω1 The phase detector must produce VI Hence, is dynamically changing and PD is creating VControl to adjust for the phase difference. The PLL is in the Locked state V i V o Phase Error ( φ) VControl ω ω 1 ω 0 VControl V1 φ0 V 1 V Control

11 In the UNLOCKED State For Simplicity and by using Fourier Series Let ( ω ) V V cos t I = V = V cos ( ω t + ϕ ) A 1 out B 1 o Due to φ, PD creates Vcontrol will change ω = ω + K out 1 Control The output voltage becomes V out B 1 o ( ω ϕ ϕ ) V = V cos t + ( t)

12 Dynamics of Simple PLL PLL is a feedback system PD is a gain amplifier LPF be first order filter ( as an example) is a unit step module The transfer function of the feedback system is given as: Φ ω ω H ( s) = ( s) = ( s) = KPDKωLPF H ( s) = 2 Φ + + s + ω s + K K 2 out out n 2 2 in ωin s 2ςωns ωn ω LPF PD LPF φ in PD K PD LPF 1 s 1+ ω LPF K s φ out

13 Transient Response to PLL The unit step response to second order system Overdamped Critically damped ω i Underdamped Problems with this PLL Settling time Vs. ripple of Vcontor Stability of the system ω out Lacks performance in ICs 2 Φout ωout ωn H ( s) = ( s) = ( s) = Φ s + 2 s + φ in 2 2 in in LPF n n PD K PD ω ςω ω 1 s 1+ ω LPF K s φ out t t

14 Problem of Lock Acquisition When PLL is turned on, the output frequency is far from the input frequency It is possible that the PLL would never lock Modern PLL uses FREQUENCY DEDECTOR (FD) in addition to the PD. PD LPF1 V in ω in FD LPF2 V out ω out

15 Phase/Frequency Detector (PFD) One Module that detects both frequency and phase differences This module senses the transition in A or B A B QA QB A Initially A leads B XX A B QA QB Initially B leads A XX If A leads B, QA changes its state and QB remains unchanged If B leads A, QB changes its state and QA remains unchanged B PFD Q A Q B A B A B Q B Q B Q A Q A

16 Hardware Implementation of PFD Uses two Edge Triggering modules using D-FF If A leads to 1 QA = 1 When B becomes 1, QB = 1 momentarily The AND gate RESETs Both to Qs 0 A D CK Q Q A If B leads to 1 QB = 1 When A becomes 1, QA = 1 momentarily The AND gate RESETs Both to Qs 0 B D CK Q Q B

17 Hardware Implementation of PFD A B D Q Q A Q B A CK Q A RES A B Q B Q A RES B RES D CK The Vout is the average of (QA QB) is used to detect the phase and the frequency difference Q Q B

18 The Basic Block diagram Structure PFD LPF Differential Amplifier Negative Feedback Disadvantage: Sensitive to noise and offset voltages, ripple Vcontrol,.. Use Charge Pump PLL Vin φ in ω in Vout φ out ω out D CK D CK Q Q Q A Q B

19 Charge Pump PLL Structure PFD Two switches controlled by QA and QB Capacitor d V C I C = C d t Vin φ in ω in D CK Q Q A d V d t C = I C Negative Feedback It charges or discharges the capacitor indefinitely C Vout φ out ω out D CK Q Q B

20 Charge Pump PLL The capacitor is replaced with a LPF (Cp and Rp) to improve the phase margin for stability The transfer function of the system is approximated as follows: H ( s) = IPK 2π C I ( R C s + 1) 2 P P s + KRPs + K 2π 2π CP Rp slows down the system P P P I K Vin φ in ω in Vout φ out ω out D CK D CK Q Q Q A Q B C P R P

21 Application of PLL Frequency Multiplications The feedback loop has frequency division Frequency division is implemented using a counter V I PFD φ LPF V Control V out φ Clock Skew Reduction Buffers are used to distribute the clock Embed the buffer within the loop Counter (Frequency Division)

22 Application of PLL Clock Skew Reduction Buffers are used to distribute the clock Embed the buffer within the loop V I PFD φ LPF V Control V out φ V out Buffer Jitter Reduction

Behavior of Phase-Locked Loops

Behavior of Phase-Locked Loops Phase-Locked Loops Behavior of Phase-Locked Loops Ching-Yuan Yang National Chung-Hsing University Department of Electrical Engineering Mathematical Model of VCOs 6- Phase of Signals V0 = Vmsin 0t V = Vmsin

More information

24.2: Self-Biased, High-Bandwidth, Low-Jitter 1-to-4096 Multiplier Clock Generator PLL

24.2: Self-Biased, High-Bandwidth, Low-Jitter 1-to-4096 Multiplier Clock Generator PLL 24.2: Self-Biased, High-Bandwidth, Low-Jitter 1-to-4096 Multiplier Clock Generator PLL John G. Maneatis 1, Jaeha Kim 1, Iain McClatchie 1, Jay Maxey 2, Manjusha Shankaradas 2 True Circuits, Los Altos,

More information

Fundamentals of PLLs (III)

Fundamentals of PLLs (III) Phase-Locked Loops Fundamentals of PLLs (III) Ching-Yuan Yang National Chung-Hsing University Department of Electrical Engineering Phase transfer function in linear model i (s) Kd e (s) Open-loop transfer

More information

Design of CMOS Adaptive-Bandwidth PLL/DLLs

Design of CMOS Adaptive-Bandwidth PLL/DLLs Design of CMOS Adaptive-Bandwidth PLL/DLLs Jaeha Kim May 2004 At Samsung Electronics, Inc. Adaptive-Bandwidth PLL/DLL PLL/DLLs that scale their loop dynamics proportionally with the reference frequency

More information

An On-Chip All-Digital Measurement Circuit to Characterize Phase-Locked Loop Response in 45-nm SOI

An On-Chip All-Digital Measurement Circuit to Characterize Phase-Locked Loop Response in 45-nm SOI An On-Chip All-Digital Measurement Circuit to Characterize Phase-Locked Loop Response in 45-nm SOI Dennis Fischette, Richard DeSantis, John H. Lee 1 AMD, Sunnyvale, California, USA 1 MIT, Cambridge, Massachusetts,

More information

LECTURE 3 CMOS PHASE LOCKED LOOPS

LECTURE 3 CMOS PHASE LOCKED LOOPS Lecture 03 (8/9/18) Page 3-1 LECTURE 3 CMOS PHASE LOCKED LOOPS Topics The acquisition process unlocked state Noise in linear PLLs Organization: Systems Perspective Types of PLLs and PLL Measurements PLL

More information

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)

Georgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution) Georgia Institute of Technology School of Electrical and Computer Engineering Midterm-1 Exam (Solution) ECE-6414 Spring 2012 Friday, Feb. 17, 2012 Duration: 50min First name Solutions Last name Solutions

More information

Lecture 120 Filters and Charge Pumps (6/9/03) Page 120-1

Lecture 120 Filters and Charge Pumps (6/9/03) Page 120-1 Lecture 120 Filters and Charge Pumps (6/9/03) Page 1201 LECTURE 120 FILTERS AND CHARGE PUMPS (READING: [4,6,9,10]) Objective The objective of this presentation is examine the circuits aspects of loop filters

More information

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually

More information

Design of Analog Integrated Circuits

Design of Analog Integrated Circuits Design of Analog Integrated Circuits Chapter 11: Introduction to Switched- Capacitor Circuits Textbook Chapter 13 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4

More information

LECTURE 090 FILTERS AND CHARGE PUMPS

LECTURE 090 FILTERS AND CHARGE PUMPS Lecture 090 Filters and Charge Pumps (09/01/03) Page 0901 LECTURE 090 FILTERS AND CHARGE PUMPS Objective The objective of this presentation is to examine the circuits aspects of loop filters and charge

More information

Lab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1

Lab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1 Lab 3 Revisited Zener diodes R C 6.091 IAP 2008 Lecture 4 1 Lab 3 Revisited +15 Voltage regulators 555 timers 270 1N758 0.1uf 5K pot V+ V- 2N2222 0.1uf V o. V CC V Vin s = 5 V Vc V c Vs 1 e t = RC Threshold

More information

Sample-and-Holds David Johns and Ken Martin University of Toronto

Sample-and-Holds David Johns and Ken Martin University of Toronto Sample-and-Holds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 Sample-and-Hold Circuits Also called track-and-hold circuits Often needed in A/D converters

More information

Parameter Derivation of Type-2 Discrete-Time Phase-Locked Loops Containing Feedback Delays

Parameter Derivation of Type-2 Discrete-Time Phase-Locked Loops Containing Feedback Delays Parameter Derivation of Type- Discrete-Time Phase-Locked Loops Containing Feedback Delays Joey Wilson, Andrew Nelson, and Behrouz Farhang-Boroujeny joey.wilson@utah.edu, nelson@math.utah.edu, farhang@ece.utah.edu

More information

Clock Strategy. VLSI System Design NCKUEE-KJLEE

Clock Strategy. VLSI System Design NCKUEE-KJLEE Clock Strategy Clocked Systems Latch and Flip-flops System timing Clock skew High speed latch design Phase locked loop ynamic logic Multiple phase Clock distribution Clocked Systems Most VLSI systems are

More information

Charge-Pump Phase-Locked Loops

Charge-Pump Phase-Locked Loops Phase-Locked Loos Charge-Pum Phase-Locked Loos Ching-Yuan Yang National Chung-Hsing University Deartment of Electrical Engineering Concetual oeration of a hase-frequency detector (PFD) PFD 5- Ching-Yuan

More information

Next, we check the race condition to see if the circuit will work properly. Note that the minimum logic delay is a single sum.

Next, we check the race condition to see if the circuit will work properly. Note that the minimum logic delay is a single sum. UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences Last modified on May 1, 2003 by Dejan Markovic (dejan@eecs.berkeley.edu) Prof. Jan Rabaey EECS

More information

Chapter 4 Transients. Chapter 4 Transients

Chapter 4 Transients. Chapter 4 Transients Chapter 4 Transients Chapter 4 Transients 1. Solve first-order RC or RL circuits. 2. Understand the concepts of transient response and steady-state response. 1 3. Relate the transient response of first-order

More information

MODULE I. Transient Response:

MODULE I. Transient Response: Transient Response: MODULE I The Transient Response (also known as the Natural Response) is the way the circuit responds to energies stored in storage elements, such as capacitors and inductors. If a capacitor

More information

Frequency Detection of CDRs (1)

Frequency Detection of CDRs (1) Frequency Detection of CDs (1) ecall that faster PLL locking can be accomplished by use of a phase-frequency detector (PFD): V in V up V up V dn -4 π -2 π +2 π +4 π φ in φ out 2V swing V f V dn K pd =

More information

ECE 212H1F Circuit Analysis October 30, :10-19: Reza Iravani 02 Reza Iravani 03 Piero Triverio. (Non-programmable Calculators Allowed)

ECE 212H1F Circuit Analysis October 30, :10-19: Reza Iravani 02 Reza Iravani 03 Piero Triverio. (Non-programmable Calculators Allowed) Please Print Clearly Last Name: First Name: Student Number: Your Tutorial Section (CIRCLE ONE): 01 Thu. 9-11 RS211 02 Thu. 9-11 GB119 03 Tue. 10-12 SF2202 04 Tue. 10-12 SF3201 05 Tue. 13-15 GB304 06 Tue.

More information

High-Speed Serial Interface Circuits and Systems. Lect. 4 Phase-Locked Loop (PLL) Type 1 (Chap. 8 in Razavi)

High-Speed Serial Interface Circuits and Systems. Lect. 4 Phase-Locked Loop (PLL) Type 1 (Chap. 8 in Razavi) High-Speed Serial Iterface Circuit ad Sytem Lect. 4 Phae-Locked Loop (PLL) Type 1 (Chap. 8 i Razavi) PLL Phae lockig loop A (egative-feedback) cotrol ytem that geerate a output igal whoe phae (ad frequecy)

More information

Outline. Introduction Delay-Locked Loops. DLL Applications Phase-Locked Loops PLL Applications

Outline. Introduction Delay-Locked Loops. DLL Applications Phase-Locked Loops PLL Applications Introduction Delay-Locked Loops DLL overview CMOS, refreshg your memory Buildg blocks: VCDL PD LF DLL analysis: Lear Nonlear Lock acquisition Charge sharg DLL Applications Phase-Locked Loops PLL Applications

More information

Lecture 10, ATIK. Data converters 3

Lecture 10, ATIK. Data converters 3 Lecture, ATIK Data converters 3 What did we do last time? A quick glance at sigma-delta modulators Understanding how the noise is shaped to higher frequencies DACs A case study of the current-steering

More information

ECEN620: Network Theory Broadband Circuit Design Fall 2018

ECEN620: Network Theory Broadband Circuit Design Fall 2018 ECEN60: Network Theory Broadband Circuit Deign Fall 08 Lecture 6: Loop Filter Circuit Sam Palermo Analog & Mixed-Signal Center Texa A&M Univerity Announcement HW i due Oct Require tranitor-level deign

More information

ENGR 2405 Chapter 8. Second Order Circuits

ENGR 2405 Chapter 8. Second Order Circuits ENGR 2405 Chapter 8 Second Order Circuits Overview The previous chapter introduced the concept of first order circuits. This chapter will expand on that with second order circuits: those that need a second

More information

Topic 4. The CMOS Inverter

Topic 4. The CMOS Inverter Topic 4 The CMOS Inverter Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk Topic 4-1 Noise in Digital Integrated

More information

(b) A unity feedback system is characterized by the transfer function. Design a suitable compensator to meet the following specifications:

(b) A unity feedback system is characterized by the transfer function. Design a suitable compensator to meet the following specifications: 1. (a) The open loop transfer function of a unity feedback control system is given by G(S) = K/S(1+0.1S)(1+S) (i) Determine the value of K so that the resonance peak M r of the system is equal to 1.4.

More information

COE 202: Digital Logic Design Sequential Circuits Part 4. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

COE 202: Digital Logic Design Sequential Circuits Part 4. Dr. Ahmad Almulhem   ahmadsm AT kfupm Phone: Office: COE 202: Digital Logic Design Sequential Circuits Part 4 Dr. Ahmad Almulhem Email: ahmadsm AT kfupm Phone: 860-7554 Office: 22-324 Objectives Registers Counters Registers 0 1 n-1 A register is a group

More information

Y. Tsiatouhas. VLSI Systems and Computer Architecture Lab

Y. Tsiatouhas. VLSI Systems and Computer Architecture Lab CMOS INTEGRATE CIRCUIT ESIGN TECHNIUES University of Ioannina Memory Elements and other Circuits ept. of Computer Science and Engineering Y. Tsiatouhas CMOS Integrated Circuit esign Techniques Overview.

More information

Motivation for CDR: Deserializer (1)

Motivation for CDR: Deserializer (1) Motivation for CDR: Deserializer (1) Input data 1:2 DMUX 1:2 DMUX channel 1:2 DMUX Input clock 2 2 If input data were accompanied by a well-synchronized clock, deserialization could be done directly. EECS

More information

Estimation of Circuit Component Values in Buck Converter using Efficiency Curve

Estimation of Circuit Component Values in Buck Converter using Efficiency Curve ISPACS2017 Paper 2017 ID 21 Nov. 9 NQ-L5 Paper ID 21, Estimation of Circuit Component Values in Buck Converter using Efficiency Curve S. Sakurai, N. Tsukiji, Y. Kobori, H. Kobayashi Gunma University 1/36

More information

Temperature Controllers

Temperature Controllers Introduction This handout examines the performance of several systems for controlling the temperature of an oven by adjusting the heater power a much harder task than it might first appear. The problem

More information

ANALYSIS AND DESIGN OF HIGH ORDER DIGITAL PHASE LOCKED LOOPS

ANALYSIS AND DESIGN OF HIGH ORDER DIGITAL PHASE LOCKED LOOPS ANALYSIS AND DESIGN OF HIGH ORDER DIGITAL PHASE LOCKED LOOPS by Brian Daniels, B. Eng., M. Eng. A thesis presented to THE NATIONAL UNIVERSITY OF IRELAND in partial fulfilment of the requirements for the

More information

ENGR4300 Fall 2005 Test 3A. Name. Section. Question 1 (25 points) Question 2 (25 points) Question 3 (25 points) Question 4 (25 points)

ENGR4300 Fall 2005 Test 3A. Name. Section. Question 1 (25 points) Question 2 (25 points) Question 3 (25 points) Question 4 (25 points) ENGR4 Test A Fall 5 ENGR4 Fall 5 Test A Name Section Question (5 points) Question (5 points) Question (5 points) Question 4 (5 points) Total ( points): Please do not write on the crib sheets. On all questions:

More information

Nonlinear Behavior Modeling of Charge-Pump Based Frequency Synthesizers

Nonlinear Behavior Modeling of Charge-Pump Based Frequency Synthesizers 2005 WSEAS Int. Conf. on DYNAMICAL SYSTEMS and CONTROL, Venice, Italy, November 2-4, 2005 (pp325-329) Nonlinear Behavior Modeling of Charge-Pump Based Frequency Synthesizers TORD JOHNSON Department of

More information

2.004 Dynamics and Control II Spring 2008

2.004 Dynamics and Control II Spring 2008 MIT OpenCourseWare http://ocw.mit.edu 2.004 Dynamics and Control II Spring 2008 For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms. Massachusetts Institute

More information

Section 4. Nonlinear Circuits

Section 4. Nonlinear Circuits Section 4 Nonlinear Circuits 1 ) Voltage Comparators V P < V N : V o = V ol V P > V N : V o = V oh One bit A/D converter, Practical gain : 10 3 10 6 V OH and V OL should be far apart enough Response Time:

More information

Lecture 39. PHYC 161 Fall 2016

Lecture 39. PHYC 161 Fall 2016 Lecture 39 PHYC 161 Fall 016 Announcements DO THE ONLINE COURSE EVALUATIONS - response so far is < 8 % Magnetic field energy A resistor is a device in which energy is irrecoverably dissipated. By contrast,

More information

MODULE 5 Chapter 7. Clocked Storage Elements

MODULE 5 Chapter 7. Clocked Storage Elements MODULE 5 Chapter 7 Clocked Storage Elements 3/9/2015 1 Outline Background Clocked Storage Elements Timing, terminology, classification Static CSEs Latches Registers Dynamic CSEs Latches Registers 3/9/2015

More information

MOSIS REPORT. Spring MOSIS Report 1. MOSIS Report 2. MOSIS Report 3

MOSIS REPORT. Spring MOSIS Report 1. MOSIS Report 2. MOSIS Report 3 MOSIS REPORT Spring 2010 MOSIS Report 1 MOSIS Report 2 MOSIS Report 3 MOSIS Report 1 Design of 4-bit counter using J-K flip flop I. Objective The purpose of this project is to design one 4-bit counter

More information

Operational Amplifiers

Operational Amplifiers Operational Amplifiers A Linear IC circuit Operational Amplifier (op-amp) An op-amp is a high-gain amplifier that has high input impedance and low output impedance. An ideal op-amp has infinite gain and

More information

System on a Chip. Prof. Dr. Michael Kraft

System on a Chip. Prof. Dr. Michael Kraft System on a Chip Prof. Dr. Michael Kraft Lecture 3: Sample and Hold Circuits Switched Capacitor Circuits Circuits and Systems Sampling Signal Processing Sample and Hold Analogue Circuits Switched Capacitor

More information

Chapter 7. Sequential Circuits Registers, Counters, RAM

Chapter 7. Sequential Circuits Registers, Counters, RAM Chapter 7. Sequential Circuits Registers, Counters, RAM Register - a group of binary storage elements suitable for holding binary info A group of FFs constitutes a register Commonly used as temporary storage

More information

Lecture 9: Clocking, Clock Skew, Clock Jitter, Clock Distribution and some FM

Lecture 9: Clocking, Clock Skew, Clock Jitter, Clock Distribution and some FM Lecture 9: Clocking, Clock Skew, Clock Jitter, Clock Distribution and some FM Mark McDermott Electrical and Computer Engineering The University of Texas at Austin 9/27/18 VLSI-1 Class Notes Why Clocking?

More information

ENGR4300 Fall 2005 Test 3S. Name solution. Section. Question 1 (25 points) Question 2 (25 points) Question 3 (25 points) Question 4 (25 points)

ENGR4300 Fall 2005 Test 3S. Name solution. Section. Question 1 (25 points) Question 2 (25 points) Question 3 (25 points) Question 4 (25 points) ENGR400 Test S Fall 005 ENGR400 Fall 005 Test S Name solution Section uestion (5 points) uestion (5 points) uestion (5 points) uestion 4 (5 points) Total (00 points): Please do not write on the crib sheets.

More information

unperturbed QCR (b) Fig. 1.- (a) Equivalent circuit of a loaded quartz-crystal-resonator. (b) Circuit for simulating a quartz resonator sensor

unperturbed QCR (b) Fig. 1.- (a) Equivalent circuit of a loaded quartz-crystal-resonator. (b) Circuit for simulating a quartz resonator sensor CIRCUIT FOR CONTINUOUS MOTIONAL SERIES RESONANT FREQUENCY AND MOTIONAL RESISTANCE MONITORING OF QUARTZ CRYSTAL RESONATORS BY PARALLEL CAPACITANCE COMPENSATION. PACS REFERENCE: 4338FX Arnau Antonio; Sogorb

More information

Lab Experiment 2: Performance of First order and second order systems

Lab Experiment 2: Performance of First order and second order systems Lab Experiment 2: Performance of First order and second order systems Objective: The objective of this exercise will be to study the performance characteristics of first and second order systems using

More information

Timing Issues. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolić. January 2003

Timing Issues. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolić. January 2003 Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolić Timing Issues January 2003 1 Synchronous Timing CLK In R Combinational 1 R Logic 2 C in C out Out 2

More information

PID controllers. Laith Batarseh. PID controllers

PID controllers. Laith Batarseh. PID controllers Next Previous 24-Jan-15 Chapter six Laith Batarseh Home End The controller choice is an important step in the control process because this element is responsible of reducing the error (e ss ), rise time

More information

GMU, ECE 680 Physical VLSI Design 1

GMU, ECE 680 Physical VLSI Design 1 ECE680: Physical VLSI Design Chapter VII Timing Issues in Digital Circuits (chapter 10 in textbook) GMU, ECE 680 Physical VLSI Design 1 Synchronous Timing (Fig. 10 1) CLK In R Combinational 1 R Logic 2

More information

Dynamic Behavior. Chapter 5

Dynamic Behavior. Chapter 5 1 Dynamic Behavior In analyzing process dynamic and process control systems, it is important to know how the process responds to changes in the process inputs. A number of standard types of input changes

More information

Index. Index. More information. in this web service Cambridge University Press

Index. Index. More information.  in this web service Cambridge University Press A-type elements, 4 7, 18, 31, 168, 198, 202, 219, 220, 222, 225 A-type variables. See Across variable ac current, 172, 251 ac induction motor, 251 Acceleration rotational, 30 translational, 16 Accumulator,

More information

Inductance, Inductors, RL Circuits & RC Circuits, LC, and RLC Circuits

Inductance, Inductors, RL Circuits & RC Circuits, LC, and RLC Circuits Inductance, Inductors, RL Circuits & RC Circuits, LC, and RLC Circuits Self-inductance A time-varying current in a circuit produces an induced emf opposing the emf that initially set up the timevarying

More information

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater

More information

Lecture 50 Changing Closed Loop Dynamic Response with Feedback and Compensation

Lecture 50 Changing Closed Loop Dynamic Response with Feedback and Compensation Lecture 50 Changing Closed Loop Dynamic Response with Feedback and Compensation 1 A. Closed Loop Transient Response Waveforms 1. Standard Quadratic T(s) Step Response a. Q > 1/2 Oscillatory decay to a

More information

2 nd Order PLL Design and Analysis

2 nd Order PLL Design and Analysis nd Order PLL Design and Analysis S REF Phase Detector Σ K f Loop Filter VCO K V s R C Loop Divider Fig. : nd Order PLL with Current-Mode Phase Detector useful functions and identities Units Constants Table

More information

ICS reserves the right to make changes in the device data identified in

ICS reserves the right to make changes in the device data identified in ICS reserves the right to make changes in the device data identified in 查询 ICS1523 供应商 捷多邦, 专业 PCB 打样工厂,24 小时加急出货 S PIN NO. 1 VDDD 2 VSSD 3 SDA 4 SCL 5 PDEN 6 EXTFB 7 HSYNC PIN NAME 8 EXTFIL 9 XFILRET

More information

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 23: April 17, 2018 I/O Circuits, Inductive Noise, CLK Generation Lecture Outline! Packaging! Variation and Testing! I/O Circuits! Inductive

More information

Adjoint networks and other elements of circuit theory. E416 4.Adjoint networks

Adjoint networks and other elements of circuit theory. E416 4.Adjoint networks djoint networks and other elements of circuit theory One-port reciprocal networks one-port network is reciprocal if: V I I V = Where and are two different tests on the element Example: a linear impedance

More information

EE241 - Spring 2006 Advanced Digital Integrated Circuits

EE241 - Spring 2006 Advanced Digital Integrated Circuits EE241 - Spring 2006 Advanced Digital Integrated Circuits Lecture 20: Asynchronous & Synchronization Self-timed and Asynchronous Design Functions of clock in synchronous design 1) Acts as completion signal

More information

EE141Microelettronica. CMOS Logic

EE141Microelettronica. CMOS Logic Microelettronica CMOS Logic CMOS logic Power consumption in CMOS logic gates Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit Currents Short Circuit

More information

PY3107 Experimental Physics II

PY3107 Experimental Physics II PY3107 Experimental Physics II ock-in Amplifiers MP aughan and F Peters Related Experiments ock-in ab ignal processing and phase sensitive detection using a lock-in amplifier The problem The signal to

More information

EE100Su08 Lecture #9 (July 16 th 2008)

EE100Su08 Lecture #9 (July 16 th 2008) EE100Su08 Lecture #9 (July 16 th 2008) Outline HW #1s and Midterm #1 returned today Midterm #1 notes HW #1 and Midterm #1 regrade deadline: Wednesday, July 23 rd 2008, 5:00 pm PST. Procedure: HW #1: Bart

More information

ECE1750, Spring Week 11 Power Electronics

ECE1750, Spring Week 11 Power Electronics ECE1750, Spring 2017 Week 11 Power Electronics Control 1 Power Electronic Circuits Control In most power electronic applications we need to control some variable, such as the put voltage of a dc-dc converter,

More information

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory Electronic Circuits Prof. Dr. Qiuting Huang 6. Transimpedance Amplifiers, Voltage Regulators, Logarithmic Amplifiers, Anti-Logarithmic Amplifiers Transimpedance Amplifiers Sensing an input current ii in

More information

Video 5.1 Vijay Kumar and Ani Hsieh

Video 5.1 Vijay Kumar and Ani Hsieh Video 5.1 Vijay Kumar and Ani Hsieh Robo3x-1.1 1 The Purpose of Control Input/Stimulus/ Disturbance System or Plant Output/ Response Understand the Black Box Evaluate the Performance Change the Behavior

More information

SERIALLY PROGRAMMABLE CLOCK SOURCE. Features

SERIALLY PROGRAMMABLE CLOCK SOURCE. Features DATASHEET ICS307-03 Description The ICS307-03 is a dynamic, serially programmable clock source which is flexible and takes up minimal board space. Output frequencies are programmed via a 3-wire SPI port.

More information

Lecture 6: Time-Dependent Behaviour of Digital Circuits

Lecture 6: Time-Dependent Behaviour of Digital Circuits Lecture 6: Time-Dependent Behaviour of Digital Circuits Two rather different quasi-physical models of an inverter gate were discussed in the previous lecture. The first one was a simple delay model. This

More information

Transient Response of a Second-Order System

Transient Response of a Second-Order System Transient Response of a Second-Order System ECEN 830 Spring 01 1. Introduction In connection with this experiment, you are selecting the gains in your feedback loop to obtain a well-behaved closed-loop

More information

Tracking of Spread Spectrum Signals

Tracking of Spread Spectrum Signals Chapter 7 Tracking of Spread Spectrum Signals 7. Introduction As discussed in the last chapter, there are two parts to the synchronization process. The first stage is often termed acquisition and typically

More information

Sequential Logic. Handouts: Lecture Slides Spring /27/01. L06 Sequential Logic 1

Sequential Logic. Handouts: Lecture Slides Spring /27/01. L06 Sequential Logic 1 Sequential Logic Handouts: Lecture Slides 6.4 - Spring 2 2/27/ L6 Sequential Logic Roadmap so far Fets & voltages Logic gates Combinational logic circuits Sequential Logic Voltage-based encoding V OL,

More information

UNIT G485 Module Capacitors PRACTICE QUESTIONS (4)

UNIT G485 Module Capacitors PRACTICE QUESTIONS (4) UNIT G485 Module 2 5.2.1 Capacitors PRACTICE QUESTIONS (4) 1 A 2200 µf capacitor is charged to a p.d. of 9.0 V and then discharged through a 100 kω resistor. (a) Calculate : (i) The initial charge stored

More information

Time Response Analysis (Part II)

Time Response Analysis (Part II) Time Response Analysis (Part II). A critically damped, continuous-time, second order system, when sampled, will have (in Z domain) (a) A simple pole (b) Double pole on real axis (c) Double pole on imaginary

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS

More information

Lab # 4 Time Response Analysis

Lab # 4 Time Response Analysis Islamic University of Gaza Faculty of Engineering Computer Engineering Dep. Feedback Control Systems Lab Eng. Tareq Abu Aisha Lab # 4 Lab # 4 Time Response Analysis What is the Time Response? It is an

More information

Capacitor Action. 3. Capacitor Action Theory Support. Electronics - AC Circuits

Capacitor Action. 3. Capacitor Action Theory Support. Electronics - AC Circuits Capacitor Action Topics covered in this presentation: Capacitors on DC Capacitors on AC Capacitor Charging Capacitor Discharging 1 of 18 Charging a Capacitor (DC) Before looking at how capacitors charge

More information

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters Lecture 6, ATIK Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters What did we do last time? Switched capacitor circuits The basics Charge-redistribution analysis Nonidealties

More information

Lecture 9: Digital Electronics

Lecture 9: Digital Electronics Introduction: We can classify the building blocks of a circuit or system as being either analog or digital in nature. If we focus on voltage as the circuit parameter of interest: nalog: The voltage can

More information

Review: Designing with FSM. EECS Components and Design Techniques for Digital Systems. Lec 09 Counters Outline.

Review: Designing with FSM. EECS Components and Design Techniques for Digital Systems. Lec 09 Counters Outline. Review: esigning with FSM EECS 150 - Components and esign Techniques for igital Systems Lec 09 Counters 9-28-0 avid Culler Electrical Engineering and Computer Sciences University of California, Berkeley

More information

Lecture 25: Tue Nov 27, 2018

Lecture 25: Tue Nov 27, 2018 Lecture 25: Tue Nov 27, 2018 Reminder: Lab 3 moved to Tuesday Dec 4 Lecture: review time-domain characteristics of 2nd-order systems intro to control: feedback open-loop vs closed-loop control intro to

More information

Spurious-Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-N PLL. University of California at San Diego, La Jolla, CA

Spurious-Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-N PLL. University of California at San Diego, La Jolla, CA Spurious-Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-N PLL Kevin Wang 1, Ashok Swaminathan 1,2, Ian Galton 1 1 University of California at San Diego, La Jolla, CA 2 NextWave

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC0 74C/CT/CU/CMOS ogic Family Specifications The IC0 74C/CT/CU/CMOS ogic Package Information The IC0 74C/CT/CU/CMOS ogic

More information

INSTRUMENTAL ENGINEERING

INSTRUMENTAL ENGINEERING INSTRUMENTAL ENGINEERING Subject Code: IN Course Structure Sections/Units Section A Unit 1 Unit 2 Unit 3 Unit 4 Unit 5 Unit 6 Section B Section C Section D Section E Section F Section G Section H Section

More information

ENGR-4300 Spring 2009 Test 2. Name: SOLUTION. Section: 1(MR 8:00) 2(TF 2:00) 3(MR 6:00) (circle one) Question I (20 points): Question II (20 points):

ENGR-4300 Spring 2009 Test 2. Name: SOLUTION. Section: 1(MR 8:00) 2(TF 2:00) 3(MR 6:00) (circle one) Question I (20 points): Question II (20 points): ENGR43 Test 2 Spring 29 ENGR43 Spring 29 Test 2 Name: SOLUTION Section: 1(MR 8:) 2(TF 2:) 3(MR 6:) (circle one) Question I (2 points): Question II (2 points): Question III (17 points): Question IV (2 points):

More information

A New Approach for Computation of Timing Jitter in Phase Locked Loops

A New Approach for Computation of Timing Jitter in Phase Locked Loops A New Approach for Computation of Timing Jitter in Phase ocked oops M M. Gourary (1), S. G. Rusakov (1), S.. Ulyanov (1), M.M. Zharov (1),.. Gullapalli (2), and B. J. Mulvaney (2) (1) IPPM, Russian Academy

More information

Successive Approximation ADCs

Successive Approximation ADCs Department of Electrical and Computer Engineering Successive Approximation ADCs Vishal Saxena Vishal Saxena -1- Successive Approximation ADC Vishal Saxena -2- Data Converter Architectures Resolution [Bits]

More information

SWITCHED CAPACITOR AMPLIFIERS

SWITCHED CAPACITOR AMPLIFIERS SWITCHED CAPACITOR AMPLIFIERS AO 0V 4. AO 0V 4.2 i Q AO 0V 4.3 Q AO 0V 4.4 Q i AO 0V 4.5 AO 0V 4.6 i Q AO 0V 4.7 Q AO 0V 4.8 i Q AO 0V 4.9 Simple amplifier First approach: A 0 = infinite. C : V C = V s

More information

Controller Design using Root Locus

Controller Design using Root Locus Chapter 4 Controller Design using Root Locus 4. PD Control Root locus is a useful tool to design different types of controllers. Below, we will illustrate the design of proportional derivative controllers

More information

Nonlinear Analysis of the 2 nd Order Digital Phase Locked loop

Nonlinear Analysis of the 2 nd Order Digital Phase Locked loop ISS 8, Galway, June 8-9 Nonlinear Analysis of the nd Order Digital Phase Locked loop Brian Daniels * and Ronan Farrell ** Institute of Microelectronics and Wireless Systems Department of Electronic Engineering,

More information

Electronics and Communication Exercise 1

Electronics and Communication Exercise 1 Electronics and Communication Exercise 1 1. For matrices of same dimension M, N and scalar c, which one of these properties DOES NOT ALWAYS hold? (A) (M T ) T = M (C) (M + N) T = M T + N T (B) (cm)+ =

More information

Time-Varying, Frequency-Domain Modeling and Analysis of Phase-Locked Loops with Sampling Phase-Frequency Detectors

Time-Varying, Frequency-Domain Modeling and Analysis of Phase-Locked Loops with Sampling Phase-Frequency Detectors Time-Varying, Frequency-Domain Modeling and Analysis of Phase-Locked Loops with Sampling Phase-Frequency Detectors Piet Vanassche, Georges Gielen and Willy Sansen Katholieke Universiteit Leuven - ESAT/MICAS

More information

A 74.9 db SNDR 1 MHz Bandwidth 0.9 mw Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC

A 74.9 db SNDR 1 MHz Bandwidth 0.9 mw Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC A 74.9 db SNDR 1 MHz Bandwidth 0.9 mw Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC Anugerah Firdauzi, Zule Xu, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology,

More information

The RLC circuits have a wide range of applications, including oscillators and frequency filters

The RLC circuits have a wide range of applications, including oscillators and frequency filters 9. The RL ircuit The RL circuits have a wide range of applications, including oscillators and frequency filters This chapter considers the responses of RL circuits The result is a second-order differential

More information

EITF40, Digital and Analogue Projects

EITF40, Digital and Analogue Projects EITF0, igital and Analogue Projects -bit ksps Positive Logic emi-discrete uccessive Approximation A/ Converter with built in clock oscillator and Voltage Mode R-R /A Converter March, 0 upervisor: ohan

More information

Understanding Data Sheet Jitter Specifications for Cypress Timing Products

Understanding Data Sheet Jitter Specifications for Cypress Timing Products for Cypress Timing Products Introduction This note describes how Cypress Semiconductor defines jitter for clock product specifications. There are several motivations for this. First, there is no accepted

More information

Feedback Control part 2

Feedback Control part 2 Overview Feedback Control part EGR 36 April 19, 017 Concepts from EGR 0 Open- and closed-loop control Everything before chapter 7 are open-loop systems Transient response Design criteria Translate criteria

More information

Stability and Frequency Compensation

Stability and Frequency Compensation 類比電路設計 (3349) - 2004 Stability and Frequency ompensation hing-yuan Yang National hung-hsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,

More information

8 sin 3 V. For the circuit given, determine the voltage v for all time t. Assume that no energy is stored in the circuit before t = 0.

8 sin 3 V. For the circuit given, determine the voltage v for all time t. Assume that no energy is stored in the circuit before t = 0. For the circuit given, determine the voltage v for all time t. Assume that no energy is stored in the circuit before t = 0. Spring 2015, Exam #5, Problem #1 4t Answer: e tut 8 sin 3 V 1 For the circuit

More information

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) WINTER 17 EXAMINATION Subject Name: Digital Techniques Model Answer Subject Code: 17333 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given

More information