20 / 20 V, 800 / 550 ma N/P-channel Trench MOSFET
|
|
- Geoffrey Little
- 6 years ago
- Views:
Transcription
1 Rev. 6 October 20 Product data sheet. Product profile. General description Complementary N/P-channel enhancement mode Field-Effect Transistor (FET) in an ultra small and flat lead SOT666 Surface-Mounted Device (SMD) plastic package using Trench MOSFET technology..2 Features and benefits Very fast switching Trench MOSFET technology ESD protection up to 2 kv AEC-Q0 qualified.3 Applications Relay driver High-speed line driver Low-side loadswitch Switching circuits Table..4 Quick reference data Quick reference data Symbol Parameter Conditions Min Typ Max Unit TR (N-channel), Static characteristics R DSon drain-source on-state resistance V GS =4.5V; I D = 500 ma; T j = 25 C mω TR2 (P-channel), Static characteristics R DSon drain-source on-state resistance V GS =-4.5V; I D = -400 ma; T j = 25 C Ω TR (N-channel) V DS drain-source voltage T j = 25 C V V GS gate-source voltage -8-8 V I D drain current V GS =4.5V; T amb =25 C [] ma TR2 (P-channel) V DS drain-source voltage T j = 25 C V V GS gate-source voltage -8-8 V I D drain current V GS =-4.5V; T amb =25 C [] ma [] Device mounted on an FR4 PCB, single-sided copper, tin-plated and mounting pad for drain cm 2.
2 2. Pinning information Table 2. Pinning information Pin Symbol Description Simplified outline Graphic symbol S source TR 2 G gate TR D 3 D2 drain TR2 4 S2 source TR2 G 5 G2 gate TR2 6 D drain TR 2 3 SOT666 S D2 S2 G2 07aaa Ordering information Table 3. Ordering information Type number Package Name Description Version - plastic surface-mounted package; 6 leads SOT Marking Table 4. Marking codes Type number Marking code AF 5. Limiting values Table 5. Limiting values In accordance with the Absolute Maximum Rating System (IEC 6034). Symbol Parameter Conditions Min Max Unit TR (N-channel) V DS drain-source voltage T j =25 C - 20 V V GS gate-source voltage -8 8 V I D drain current V GS =4.5V; T amb =25 C [] ma V GS =4.5V; T amb =00 C [] ma I DM peak drain current T amb = 25 C; single pulse; t p 0 µs A P tot total power dissipation T amb =25 C [2] mw [] mw T sp = 25 C mw TR (N-channel), Source-drain diode I S source current T amb =25 C [] ma TR N-channel), ESD maximum rating V ESD electrostatic discharge voltage HBM [3] V Product data sheet Rev. 6 October 20 2 of 20
3 Table 5. Limiting values continued In accordance with the Absolute Maximum Rating System (IEC 6034). Symbol Parameter Conditions Min Max Unit TR2 (P-channel) V DS drain-source voltage T j =25 C V V GS gate-source voltage -8 8 V I D drain current V GS =-4.5V; T amb =25 C [] ma V GS =-4.5V; T amb =00 C [] ma I DM peak drain current T amb = 25 C; single pulse; t p 0 µs A P tot total power dissipation T amb =25 C [2] mw [] mw T sp = 25 C mw TR2 (P-channel), Source-drain diode I S source current T amb =25 C [] ma TR2 (P-channel), ESD maximum rating V ESD electrostatic discharge voltage HBM [3] V Per device P tot total power dissipation T amb =25 C [2] mw T j junction temperature C T amb ambient temperature C T stg storage temperature C [] Device mounted on an FR4 PCB, single-sided copper, tin-plated and mounting pad for drain cm 2. [2] Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper; tin-plated and standard footprint. [3] Measured between all pins aaa aaa24 P der (%) I der (%) T j ( C) T j ( C) Fig. Normalized total power dissipation as a function of junction temperature Fig 2. Normalized continuous drain current as a function of junction temperature Product data sheet Rev. 6 October 20 3 of 20
4 0 07aaa36 I D (A) Limit R DSon = V DS /I D () 0 (2) Fig V DS (V) I DM = single pulse () t p = ms (2) t p = 0 ms (3) DC; T sp = 25 C (4) t p = 00 ms (5) DC; T amb = 25 C; drain mounting pad cm 2 Safe operating area TR (N-channel); junction to ambient; continuous and peak drain currents as a function of drain-source voltage (3) (4) (5) 0 07aaa373 I D (A) Limit R DSon = V DS /I D () 0 (2) Fig V DS (V) I DM = single pulse () t p = ms (2) t p = 0 ms (3) DC; T sp = 25 C (4) t p = 00 ms (5) DC; T amb = 25 C; drain mounting pad cm 2 Safe operating area TR2 (P-channel); junction to ambient; continuous and peak drain currents as a function of drain-source voltage (3) (4) (5) Product data sheet Rev. 6 October 20 4 of 20
5 6. Thermal characteristics Table 6. Thermal characteristics Symbol Parameter Conditions Min Typ Max Unit TR (N-channel) R th(j-a) thermal resistance from junction to ambient R th(j-sp) thermal resistance from junction to solder point TR2 (P-channel) R th(j-a) thermal resistance from junction to ambient R th(j-sp) thermal resistance from junction to solder point Per device R th(j-a) thermal resistance from junction to ambient in free air [] K/W [2] K/W [] Device mounted on an FR4 Printed-Circuit Board (PCB), single-sided copper; tin-plated and standard footprint. [2] Device mounted on an FR4 PCB, single-sided copper, tin-plated and mounting pad for drain cm K/W in free air [] K/W [2] K/W K/W in free air [] K/W aaa064 Z th(j-a) (K/W) 0 2 duty cycle = Fig t p (s) FR4 PCB, standard footprint TR: Transient thermal impedance from junction to ambient as a function of pulse duration; typical values Product data sheet Rev. 6 October 20 5 of 20
6 0 3 07aaa065 Z th(j-a) (K/W) 0 2 duty cycle = Fig t p (s) FR4 PCB, mounting pad for drain cm 2 TR: Transient thermal impedance from junction to ambient as a function of pulse duration; typical values aaa064 Z th(j-a) (K/W) 0 2 duty cycle = Fig t p (s) FR4 PCB, standard footprint TR2: Transient thermal impedance from junction to ambient as a function of pulse duration; typical values Product data sheet Rev. 6 October 20 6 of 20
7 0 3 07aaa065 Z th(j-a) (K/W) 0 2 duty cycle = Fig t p (s) FR4 PCB, mounting pad for drain cm 2 TR2: Transient thermal impedance from junction to ambient as a function of pulse duration; typical values 7. Characteristics Table 7. Characteristics Symbol Parameter Conditions Min Typ Max Unit TR (N-channel), Static characteristics V (BR)DSS drain-source I D =250µA; V GS =0V; T j = 25 C V breakdown voltage V GSth gate-source threshold I D =250µA; V DS =V GS ; T j = 25 C V voltage I DSS drain leakage current V DS =20V; V GS =0V; T j = 25 C - - µa V DS =20V; V GS =0V; T j = 50 C µa I GSS gate leakage current V GS =8V; V DS =0V; T j = 25 C µa V GS =-8V; V DS =0V; T j = 25 C µa V GS =4.5V; V DS =0V; T j = 25 C na V GS =-4.5V; V DS =0V; T j = 25 C na R DSon drain-source on-state V GS =4.5V; I D = 500 ma; T j = 25 C mω resistance V GS =4.5V; I D = 500 ma; T j = 50 C mω V GS =2.5V; I D = 200 ma; T j = 25 C mω V GS =.8V; I D =0mA; T j =25 C Ω g fs transfer conductance V DS =0V; I D = 200 ma; T j =25 C S TR (N-channel), Dynamic characteristics Q G(tot) total gate charge V DS =0V; I D = 500 ma; V GS =4.5V; nc Q GS gate-source charge T j =25 C - - nc Q GD gate-drain charge - - nc Product data sheet Rev. 6 October 20 7 of 20
8 Table 7. Characteristics continued Symbol Parameter Conditions Min Typ Max Unit C iss input capacitance V DS =0V; f=mhz; V GS =0V; pf C oss output capacitance T j =25 C pf C rss reverse transfer pf capacitance t d(on) turn-on delay time V DS =0V; R L = 250 Ω; V GS =4.5V; ns t r rise time R G(ext) =6Ω; T j =25 C ns t d(off) turn-off delay time ns t f fall time ns TR (N-channel), Source-drain diode characteristics V SD source-drain voltage I S =300mA; V GS =0V; T j = 25 C V TR2 (P-channel), Static characteristics V (BR)DSS drain-source I D =-250µA; V GS =0V; T j = 25 C V breakdown voltage V GSth gate-source threshold I D =-250µA; V DS =V GS ; T j = 25 C V voltage I DSS drain leakage current V DS =-20V; V GS =0V; T j = 25 C µa V DS =-20V; V GS =0V; T j = 50 C µa I GSS gate leakage current V GS =8V; V DS =0V; T j = 25 C µa V GS =-8V; V DS =0V; T j = 25 C µa V GS =4.5V; V DS =0V; T j = 25 C µa V GS =-4.5V; V DS =0V; T j = 25 C µa R DSon drain-source on-state V GS =-4.5V; I D = -400 ma; T j = 25 C Ω resistance V GS =-4.5V; I D = -400 ma; T j = 50 C -..4 Ω V GS =-2.5V; I D = -200 ma; T j =25 C Ω V GS =-.8V; I D =-0mA; T j =25 C Ω g fs transfer conductance V DS =-0V; I D = -200 ma; T j = 25 C ms TR2 (P-channel), Dynamic characteristics Q G(tot) total gate charge V DS =-0V; I D = -400 ma; nc Q GS gate-source charge V GS =-4.5V; T j =25 C nc Q GD gate-drain charge nc C iss input capacitance V DS = -0 V; f = MHz; V GS =0V; pf C oss output capacitance T j =25 C pf C rss reverse transfer pf capacitance t d(on) turn-on delay time V DS =-0V; R L = 250 Ω; V GS =-4.5V; ns t r rise time R G(ext) =6Ω; T j =25 C ns t d(off) turn-off delay time ns t f fall time ns TR2 (P-channel), Source-drain diode characteristics V SD source-drain voltage I S = -300 ma; V GS =0V; T j = 25 C V Product data sheet Rev. 6 October 20 8 of 20
9 0.7 I D (A) V 2.5 V.8 V V GS =.6 V 07aaa I D (A) 07aaa V () (2) (3) Fig V 0..0 V V DS (V) T j = 25 C TR; Output characteristics: drain current as a function of drain-source voltage; typical values V GS (V) T j = 25 C; V DS = 5 V () minimum values (2) typical values (3) maximum values Fig 0. TR; Sub-threshold drain current as a function of gate-source voltage aaa aaa354 R DSon (Ω) () (2) (3) R DSon (Ω) (4) (5) () (6) (2) I D (A) T j = 25 C () V GS =.3 V (2) V GS =.4 V (3) V GS =.6 V (4) V GS =.8 V (5) V GS = 2.5 V (6) V GS = 4.5 V Fig. TR; Drain-source on-state resistance as a function of drain current; typical values V GS (V) I D = 400 ma () T j = 50 C (2) T j = 25 C Fig 2. TR; Drain-source on-state resistance as a function of gate-source voltage; typical values Product data sheet Rev. 6 October 20 9 of 20
10 0.7 I D (A) aaa a.50 07aaa (2) () V GS (V) V DS > I D R DSon () T j = 25 C (2) T j = 50 C Fig 3. TR; Transfer characteristics: drain current as a function of gate-source voltage; typical values T j ( C) Fig 4. TR; Normalized drain-source on-state resistance as a function of junction temperature; typical values.25 07aaa aaa358 V GS(th) (V) ().00 () C (pf) 0.75 (2) (2) 0 0 (3) (3) T j ( C) I D = 0.25 ma; V DS = V GS () maximum values (2) typical values (3) minimum values Fig 5. TR; Gate-source threshold voltage as a function of junction temperature V DS (V) f = MHz; V GS = 0 V () C iss (2) C oss (3) C rss Fig 6. TR; Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values Product data sheet Rev. 6 October 20 0 of 20
11 V GS (V) 5 07aaa359 V DS 4 I D 3 V GS(pl) V GS(th) 2 V GS Q GS Q GS2 Q GS Q G(tot) Q GD Q G (nc) I D = A; V DS = 0 V; T amb = 25 C Fig 7. TR; Gate-source voltage as a function of gate charge; typical values Fig 8. Gate charge waveform definitions 07aaa I S (A) aaa360 - I D (A) V -2.5 V -2.0 V 07aaa363 V GS = -.8 V () (2) V V V SD (V) V GS = 0 V () T j = 50 C (2) T j = 25 C Fig 9. TR; Source current as a function of source-drain voltage; typical values V DS (V) T j = 25 C Fig 20. TR2; Output characteristics: drain current as a function of drain-source voltage; typical values Product data sheet Rev. 6 October 20 of 20
12 aaa aaa365 I D (A) R DSon (Ω) 3 () (2) (3) -0-4 () (2) (3) (4) (5) V GS (V) T j = 25 C; V DS = -5 V () minimum values (2) typical values (3) maximum values Fig 2. TR2; Sub-threshold drain current as a function of gate-source voltage I D (A) T j = 25 C () V GS = -.5 V (2) V GS = -.8 V (3) V GS = -2.0 V (4) V GS = -2.5 V (5) V GS = -4.5 V Fig 22. TR2; Drain-source on-state resistance as a function of drain current; typical values 4 07aaa366-07aaa367 R DSon (Ω) 3 I D (A) () -0. (2) () (2) V GS (V) I D = -400 ma () T j = 50 C (2) T j = 25 C Fig 23. TR2; Drain-source on-state resistance as a function of gate-source voltage; typical values V GS (V) V DS > I D R DSon () T j = 25 C (2) T j = 50 C Fig 24. TR2; Transfer characteristics: drain current as a function of gate-source voltage; typical values Product data sheet Rev. 6 October 20 2 of 20
13 2.0 07aaa aaa369 a.5.0 V GS(th) (V) -.0 () (2) - (3) T j ( C) Fig 25. TR2; Normalized drain-source on-state resistance as a function of ambient temperature; typical values T j ( C) I D = ma; V DS = V GS () maximum values (2) typical values (3) minimum values Fig 26. TR2; Gate-source threshold voltage as a function of junction temperature 0 2 () 07aaa370 V GS (V) -5 07aaa37 C (pf) (2) -4 (3) V DS (V) f = MHz; V GS = 0 V Q G (nc) I D = -0.4 A; V DD = -0 V; T amb = 25 C () C iss (2) C oss (3) C rss Fig 27. TR2; Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values Fig 28. TR2; Gate-source voltage as a function of gate charge; typical values Product data sheet Rev. 6 October 20 3 of 20
14 V DS - I S (A) 07aaa372 I D -0.4 V GS(pl) -0.3 V GS(th) V GS -0.2 Q GS Q GS2 Q GS Q GD Q G(tot) -0. () (2) Fig 29. Gate charge waveform definitions 07aaa V SD (V) V GS = 0 V () T amb = 50 C (2) T amb = 25 C Fig 30. TR2; Source current as a function of source-drain voltage; typical values 8. Test information P t t 2 duty cycle δ = t t 2 t 006aaa82 Fig 3. Duty cycle definition 8. Quality information This product has been qualified in accordance with the Automotive Electronics Council (AEC) standard Q0 - Stress test qualification for discrete semiconductors, and is suitable for use in automotive applications. Product data sheet Rev. 6 October 20 4 of 20
15 9. Package outline Plastic surface-mounted package; 6 leads SOT666 D A E X S Y S H E pin index A 2 3 c e b p w M A L p e detail X 0 2 mm scale DIMENSIONS (mm are the original dimensions) UNIT A b p c D E e e H E L p w y mm OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT Fig 32. Package outline SOT666 Product data sheet Rev. 6 October 20 5 of 20
16 0. Soldering (2 ) 0.4 (6 ) 0.25 (2 ) 0.3 (2 ) solder lands placement area solder paste occupied area (4 ) (4 ) Dimensions in mm 0.45 (4 ) 0.6 (2 ) (4 ) 0.65 (2 ) sot666_fr Fig 33. Reflow soldering footprint for SOT666 Product data sheet Rev. 6 October 20 6 of 20
17 . Revision history Table 8. Revision history Document ID Release date Data sheet status Change notice Supersedes v Product data sheet - - Product data sheet Rev. 6 October 20 7 of 20
18 2. Legal information 2. Data sheet status Document status [] [2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [] Please consult the most recently issued document before initiating or completing a design. [2] The term 'short data sheet' is explained in section "Definitions". [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL Definitions Preview The document is a preview version only. The document is still subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet. 2.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia s aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia. Right to make changes Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use Nexperia products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia accepts no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Quick reference data The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding. Applications Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). Nexperia does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 6034) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Product data sheet Rev. 6 October 20 8 of 20
19 Terms and conditions of commercial sale Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of Nexperia products by customer. 2.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. 3. Contact information For more information, please visit: For sales office addresses, please send an to: salesaddresses@nexperia.com Product data sheet Rev. 6 October 20 9 of 20
20 4. Contents Product profile General description Features and benefits Applications Quick reference data Pinning information Ordering information Marking Limiting values Thermal characteristics Characteristics Test information Quality information Package outline Soldering Revision history Legal information Data sheet status Definitions Disclaimers Trademarks Contact information For more information, please visit: For sales office addresses, please send an to: salesaddresses@nexperia.com Date of release: 06 October 20
60 V, 0.3 A N-channel Trench MOSFET
Rev. 01 11 September 2009 Product data sheet 1. Product profile 1.1 General description ESD protected N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT2 (TO-26AB) Surface-Mounted
More information20 V, complementary Trench MOSFET. Charging switch for portable devices DC-to-DC converters Small brushless DC motor drive
Rev. 1 26 June 212 Product data sheet 1. Product profile 1.1 General description Complementary N/P-channel enhancement mode Field-Effect Transistor (FET) in a small and leadless ultra thin DFN22-6 (SOT1118)
More informationPSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET
Rev. 7 November 29 Product data sheet. Product profile. General description SiliconMAX ultra low level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.
More informationPHD71NQ03LT. N-channel TrenchMOS logic level FET. Simple gate drive required due to low gate charge
Rev. 2 9 March 21 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This
More informationPSMN005-75B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors
Rev. 1 16 November 29 Product data sheet 1. Product profile 1.1 General description SiliconMAX standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS
More informationPSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors
Rev. 2 15 December 29 Product data sheet 1. Product profile 1.1 General description SiliconMAX standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS
More informationPSMN015-60PS. N-channel 60 V 14.8 mω standard level MOSFET. High efficiency due to low switching and conduction losses
Rev. 3 23 June 211 Product data sheet 1. Product profile 1.1 General description Standard level N-channel MOSFET in TO22 package qualified to 175 C. This product is designed and qualified for use in a
More informationN-channel TrenchMOS logic level FET
Rev. 2 3 November 29 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.
More informationPSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses
Rev. 2 25 June 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel MOSFET in TO22 package qualified to 175 C. This product is designed and qualified for use in a wide
More informationBUK A. Low conduction losses due to low on-state resistance Q101 compliant Suitable for logic level gate drive sources
16 March 216 Product data sheet 1. General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product has been designed
More informationN-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using
Rev. 24 March 29 Product data sheet. Product profile. General description N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package
More informationPSMN B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors
Rev. 2 6 July 29 Product data sheet 1. Product profile 1.1 General description SiliconMAX standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.
More informationPSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET
Rev. 1 25 June 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel MOSFET in LFPAK package qualified to 175 C. This product is designed and qualified for use in a
More informationPHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.
Rev. 2 8 June 26 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. 1.2
More informationBUK A. N-channel TrenchMOS logic level FET
Rev. 2 1 June 21 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This
More informationN-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage
Rev. 2 12 March 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.
More informationN-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers
Rev. 4 24 February 29 Product data sheet 1. Product profile 1.1 General description Ultra low level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.
More informationN-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance
Rev. 2 3 February 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.
More informationPHB108NQ03LT. N-channel TrenchMOS logic level FET
Rev. 4 2 February 29 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.
More informationBUK B. N-channel TrenchMOS logic level FET
Rev. 2 6 May 29 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This
More informationLow conduction losses due to low on-state resistance Q101 compliant Suitable for logic level gate drive sources
9 March 2 Product data sheet. General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product has been designed and
More informationPSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET
Rev. 1 25 June 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel MOSFET in LFPAK package qualified to 175 C. This product is designed and qualified for use in a
More informationPSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET
Rev. 1 23 June 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel MOSFET in LFPAK package qualified to 175 C. This product is designed and qualified for use in a
More informationN-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance
Rev. 2 4 March 21 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.
More informationBUK B. N-channel TrenchMOS standard level FET
Rev. 4 24 September 28 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.
More informationN-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance
Rev. 2 3 February 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.
More informationN-channel TrenchMOS logic level FET
Rev. 1 22 April 29 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This
More information12 V, 24 V and 42 V loads Automotive systems General purpose power switching Motors, lamps and solenoids
18 July 213 Product data sheet 1. General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product has been designed
More informationPSMN BS. High efficiency due to low switching and conduction losses
Rev. 2 2 March 212 Product data sheet 1. Product profile 1.1 General description Standard level N-channel MOSFET in D2PAK package qualified to 175C. This product is designed and qualified for use in a
More informationPSMN D. N-channel TrenchMOS SiliconMAX standard level FET
Rev. 4 2 December 21 Product data sheet 1. Product profile 1.1 General description SiliconMAX standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS
More informationBUK A. 12 V, 24 V and 42 V loads Automotive and general purpose power switching Motors, lamps and solenoids
13 March 214 Product data sheet 1. General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product has been designed
More informationBUK6C2R1-55C. N-channel TrenchMOS intermediate level FET
Rev. 3 18 January 212 Product data sheet 1. Product profile 1.1 General description Intermediate level gate drive N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS
More informationPSMN PS. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V
1 August 212 Product data sheet 1. Product profile 1.1 General description Standard level N-channel MOSFET in TO22 package qualified to 175C. This product is designed and qualified for use in a wide range
More informationPSMN017-60YS. N-channel LFPAK 60 V 15.7 mω standard level MOSFET
Rev. 2 1 April 21 Product data sheet 1. Product profile 1.1 General description Standard level N-channel MOSFET in LFPAK package qualified to 175 C. This product is designed and qualified for use in a
More informationPSMN4R0-40YS. N-channel LFPAK 40 V 4.2 mω standard level MOSFET
Rev. 2 12 July 21 Product data sheet 1. Product profile 1.1 General description Standard level N-channel MOSFET in LFPAK package qualified to 175 C. This product is designed and qualified for use in a
More informationPSMN YS. N-channel LFPAK 100 V 39.5 mω standard level MOSFET
Rev. 2 2 April 21 Product data sheet 1. Product profile 1.1 General description Standard level N-channel MOSFET in LFPAK package qualified to 175 C. This product is designed and qualified for use in a
More informationPSMN7R0-60YS. N-channel LFPAK 60 V 6.4 mω standard level MOSFET
Rev. 2 3 March 21 Product data sheet 1. Product profile 1.1 General description Standard level N-channel MOSFET in LFPAK package qualified to 175 C. This product is designed and qualified for use in a
More informationPSMN1R3-30YL. N-channel 30 V 1.3 mω logic level MOSFET in LFPAK
Rev. 2 25 June 29 Product data sheet 1. Product profile 1.1 General description Logic level N-channel MOSFET in LFPAK package qualified to 15 C. This product is designed and qualified for use in a wide
More informationPSMN4R3-30PL. N-channel 30 V 4.3 mω logic level MOSFET. High efficiency due to low switching and conduction losses
Rev. 1 16 June 29 Product data sheet 1. Product profile 1.1 General description Logic level N-channel MOSFET in TO22 package qualified to 175 C. This product is designed and qualified for use in a wide
More informationBUK A. N-channel TrenchMOS logic level FET
Rev. 2 7 June 21 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This
More informationPSMN012-60YS. N-channel LFPAK 60 V, 11.1 mω standard level MOSFET
Rev. 1 5 January 21 Product data sheet 1. Product profile 1.1 General description Standard level N-channel MOSFET in LFPAK package qualified to 175 C. This product is designed and qualified for use in
More informationPHP110NQ08T. N-channel TrenchMOS standard level FET
Rev. 2 12 October 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.
More informationPSMN4R0-60YS. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V
14 May 215 Product data sheet 1. General description Standard level N-channel MOSFET in LFPAK package qualified to 175 C. This product is designed and qualified for use in a wide range of telecom, industrial
More informationBUK9Y107-80E. 12 V, 24 V and 48 V Automotive systems Motors, lamps and solenoid control Transmission control Ultra high performance power switching
8 May 213 Product data sheet 1. General description Logic level N-channel MOSFET in an LFPAK56 (Power SO8) package using TrenchMOS technology. This product has been designed and qualified to AEC Q11 standard
More informationBUK A. N-channel TrenchMOS standard level FET
Rev. 2 31 July 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.
More informationBUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)
Rev. 1 3 August 27 Product data sheet 1. Product profile 1.1 General description N-channel enhancement mode power Field-Effect Transistor (FET) in a plastic package using Nexperia High-Performance Automotive
More informationN-channel TrenchMOS standard level FET
Rev. 2 27 November 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology.
More informationPSMN1R1-30PL. High efficiency due to low switching and conduction losses Suitable for logic level gate drive sources
2 April 214 Product data sheet 1. General description Logic level N-channel MOSFET in TO-22 package qualified to 175 C. This product is designed and qualified for use in a wide range of industrial, communications
More informationPSMN YL. Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j 25 C; T j 175 C V
1 May 213 Product data sheet 1. General description Logic level gate drive N-channel enhancement mode Field-Effect Transistor (FET) in LFPAK56 package. This product has been designed and qualified for
More informationPSMN5R5-60YS. N-channel LFPAK 60 V, 5.2 mω standard level FET
Rev. 2 24 December 29 Product data sheet 1. Product profile 1.1 General description Standard level N-channel MOSFET in LFPAK package qualified to 175 C. This product is designed and qualified for use in
More informationN-channel TrenchMOS logic level FET
Rev. 3 29 February 28 Product data sheet 1. Product profile 1.1 General description Logic level N-channel enhancement mode power Field-Effect Transistor (FET) in a plastic package using Nexperia High-Performance
More informationPSMNR90-30BL. High efficiency due to low switching and conduction losses Suitable for logic level gate drive sources
April 14 Product data sheet 1. General description Logic level N-channel MOSFET in DPAK package qualified to 175 C. This product is designed and qualified for use in a wide range of industrial, communications
More informationDual N-channel field-effect transistor. Two N-channel symmetrical junction field-effect transistors in a SOT363 package.
Rev. 2 15 September 211 Product data sheet 1. Product profile 1.1 General description Two N-channel symmetrical junction field-effect transistors in a SOT363 package. CAUTION This device is sensitive to
More informationN-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance
Rev. 2 8 July 21 Product data sheet 1. Product profile 1.1 General description Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This
More informationPSMN YS. N-channel 100V 12mΩ standard level MOSFET in LFPAK
Rev. 4 23 February 21 Product data sheet 1. Product profile 1.1 General description Standard level N-channel MOSFET in LFPAK package qualified to 175 C. This product is designed and qualified for use in
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 27 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic and
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 217 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More informationN-channel 30 V 1.3 mω logic level MOSFET in LFPAK
Rev. 1 14 October 29 Product data sheet 1. Product profile 1.1 General description Logic level N-channel MOSFET in LFPAK package qualified to 15 C. This product is designed for computing customers only
More informationPSMN3R5-40YSD. 1. Quick reference data. 2. Pinning information. 3. Ordering information. 15 August 2018 Objective data sheet
15 August 218 Objective data sheet 1. Quick reference data Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage 25 C T j 175 C - - 4 V drain current V GS
More informationBF556A; BF556B; BF556C
SOT23 Rev. 4 5 September 2 Product data sheet. Product profile. General description N-channel symmetrical silicon junction field-effect transistors in a SOT23 package. CAUTION This device is sensitive
More informationPSMN YSE. 1. General description. 2. Features and benefits. 3. Applications. 4. Quick reference data
18 December 212 Product data sheet 1. General description Standard level N-channel MOSFET in a LFPAK56 package qualified to 175 C. Part of Nexperia's "NextPower Live" portfolio, the complements the latest
More information65 V, 100 ma NPN/PNP general-purpose transistor. Table 1. Product overview Type number Package NPN/NPN PNP/PNP Nexperia JEITA
Rev. 1 17 July 29 Product data sheet 1. Product profile 1.1 General description NPN/PNP general-purpose transistor pair in a very small Surface-Mounted Device (SMD) plastic package. Table 1. Product overview
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 217 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More information2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.
Rev. 3 28 April 26 Product data sheet. Product profile. General description N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology..2 Features Logic level
More informationNPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.
Rev. 03 11 December 2009 Product data sheet 1. Product profile 1.1 General description NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device
More information150 V, 2 A NPN high-voltage low V CEsat (BISS) transistor
Rev. 0 November 2009 Product data sheet. Product profile. General description NPN high-voltage low V CEsat Breakthrough In Small Signal (BISS) transistor in a medium power SOT223 (SC-73) Surface-Mounted
More information74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.
Rev. 1 2 November 2015 Product data sheet 1. General description The is a high-speed Si-gate CMOS device. The provides two buffers. 2. Features and benefits 3. Ordering information Wide supply voltage
More information2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.
Rev. 1 17 November 25 Product data sheet 1. Product profile 1.1 General description N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. 1.2 Features
More informationPMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.
Rev. 2 24 March 25 Product data sheet 1. Product profile 1.1 General description Dual N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. 1.2 Features
More informationNPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package.
Rev. 0 26 September 2006 Product data sheet. Product profile. General description NPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package..2
More informationPMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.
Rev. 1 28 September 24 Product data sheet 1. Product profile 1.1 General description P-channel enhancement mode field effect transistor in a plastic package using TrenchMOS technology. 1.2 Features Low
More informationPHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.
M3D87 Rev. 2 3 February 23 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. Product availability: in SOT223.
More information74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate
Rev. 7 2 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an. Inputs include clamp diodes. This enables the use of current limiting resistors
More informationThe 74LV08 provides a quad 2-input AND function.
Rev. 4 8 December 2015 Product data sheet 1. General description The is a low-voltage Si-gate CMOS device that is pin and function compatible with 74HC08 and 74HCT08. The provides a quad 2-input AND function.
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 2017 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More informationN-channel µtrenchmos ultra low level FET. Top view MBK090 SOT416 (SC-75)
M3D73 Rev. 3 March 24 Product data. Product profile. Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology..2 Features Surface mounted package Low
More information74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.
Rev. 2 12 December 2016 Product data sheet 1. General description The provides a single positive-edge triggered D-type flip-flop. Information on the data input is transferred to the Q-output on the LOW-to-HIGH
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 217 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More informationPMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.
M3D88 Rev. 2 24 June 24 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. 1.2 Features TrenchMOS technology
More informationPMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1.
M3D88 Rev. 1 5 August 23 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. Product availability: in SOT23.
More informationTrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.
M3D88 Rev. 2 2 November 21 Product data 1. Description in a plastic package using TrenchMOS 1 technology. Product availability: in SOT23. 2. Features TrenchMOS technology Very fast switching Logic level
More informationTrenchMOS ultra low level FET
M3D32 Rev. 1 27 September 22 Product data 1. Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. Product availability: in SOT457 (TSOP6). 2.
More information4-bit magnitude comparator
Rev. 6 21 November 2011 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a that compares two 4-bit words, A and B, and determines whether A is greater than
More informationSI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.
M3D35 Rev. 2 7 February 24 Product data. Product profile. Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology..2 Features Low gate charge Low
More informationBCM857BV; BCM857BS; BCM857DS
BCM857BV; BCM857BS; BCM857DS Rev. 05 27 June 2006 Product data sheet 1. Product profile 1.1 General description in small Surface-Mounted Device (SMD) plastic packages. The transistors are fully isolated
More information7-stage binary ripple counter
Rev. 9 28 April 2016 Product data sheet 1. General description The is a with a clock input (CP), an overriding asynchronous master reset input (MR) and seven fully buffered parallel outputs (Q0 to Q6).
More informationµtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching.
M3D88 Rev. 2 19 February 23 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. Product availability: in
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 27 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic and
More informationPMN40LN. 1. Description. 2. Features. 3. Applications. 4. Pinning information. TrenchMOS logic level FET
M3D32 Rev. 1 13 November 22 Product data 1. Description N-channel logic level field-effect power transistor in a plastic package using TrenchMOS technology. Product availability: in SOT457 (TSOP6). 2.
More informationLow-power configurable multiple function gate
Rev. 2 16 September 2015 Product data sheet 1. General description The is a configurable multiple function gate with Schmitt-trigger inputs. The device can be configured as any of the following logic functions
More information74HC132-Q100; 74HCT132-Q100
Rev. 3 1 December 2015 Product data sheet 1. General description The is a quad 2-input NAND gate with Schmitt-trigger inputs. Inputs include clamp diodes. This enables the use of current limiting resistors
More informationPSMN002-25P; PSMN002-25B
PSMN2-25P; PSMN2-25B Rev. 1 22 October 21 Product data 1. Description N-channel logic level field-effect power transistor in a plastic package using TrenchMOS 1 technology. Product availability: PSMN2-25P
More informationThe 74AXP1G04 is a single inverting buffer.
Rev. 1 25 August 2014 Product data sheet 1. General description The is a single inverting buffer. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 217 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More informationPHP/PHB/PHD45N03LTA. TrenchMOS logic level FET
Rev. 3 2 October 22 Product data 1. Description N-channel logic level field-effect power transistor in a plastic package using TrenchMOS technology. Product availability: PHP45N3LTA in SOT78 (TO-22AB)
More informationPHD110NQ03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.
M3D3 Rev. 1 16 June 24 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. 1.2 Features Logic level threshold
More informationIn data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.
Important notice Dear Customer, On 7 February 217 the former NXP Standard Product business became a new company with the tradename Nexperia. Nexperia is an industry leading supplier of Discrete, Logic
More information74HC153-Q100; 74HCT153-Q100
Rev. 3 23 January 2014 Product data sheet 1. General description The is a dual 4-input multiplexer. The device features independent enable inputs (ne) and common data select inputs (S0 and S1). For each
More informationIRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor
M3D3 Rev. 4 August Product data. Description N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS technology. Product availability: in SOT48 (D-PAK).. Features Fast switching
More informationBUK A. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.
M3D3 Rev. 1 29 January 24 Product data 1. Product profile 1.1 Description N-channel enhancement mode field-effect power transistor in a plastic package using Philips General-Purpose Automotive TrenchMOS
More information