GATE 2017 ECE Session 3 Answer Key
|
|
- Ethelbert Banks
- 6 years ago
- Views:
Transcription
1 1. Three pair cubical dice are thrown simultaneously. What is the probability that all three dice have same number is... Ans. ( 1 36 ). The one of the eigen value is real, rest are imaginary the real value is Ans. (b) A GATE 017 ECE Session 3 Answer Key (a).5 (b) 0 (c) 15 (d) 5 3. If x(t) is input of LTI system is given by x(t) = 4 cos 00t + 8 cos 400t. If impulse response of system is given by h(t) = sin 300t t 0 t 600 t 0 & y(t) is output of the system then what is the y(t) max is... Ans. (8) 4. If x(n) & y(n) are input & response respectively. If n x(n) 0 n 0 y(n) = x(n) x(n 1) otherwise Then system will be (a) Causal but not stable (c) Causal & stable (b) Non causal but stable (d) Non causal & Non stable Ans. (c)
2 5. In below circuit if magnitude of phase difference between V 1 & V is 4 at a angular frequency 0 then what is the value of V 1H 100 cost 1 V 1 Ans. (1) 6. What is the rank of matrix M M = (a) 0 (b) 1 (c) (d) 3 Ans. (c) 7. A good transconductance ampere have the following property (a) High input & low output resistance (b) Low input & high output resistance (c) Low input & output resistance (d) High input & output resistance 8. Pole zero pattern of phase lag controller (Lag compensator) (a) (b) (c) (d) Ans. (b)
3 9. If x(t) is periodic is represented by x(t) a0 an cos n0 bn sin n 0 have x(t) x( t) x t 0 (a) (b) (c) (d) 10. A system have having all a n zero & odd terms of b n having all a n zero & even term of b n having all a n & b n zero having odd term of a n & b n zero S G(S) S b S P P1 1 q a q 1 1S the probability value of P & q n1 then x(t) is into bode plot of this if 60 db slope at (a) P = 0 q = 3 (b) P = 1 q = 7 (c) P = q = 3 (d) P = 3 q = In 8085 microprocessor, if clock frequency is 5MHz & time required for each instruction is 1.4 sec. The number of possible T-states (a) 7 (b) 4 (c) 3 (d) 1. If a n + n diode having N D1 = /cm 3 & N D = /cm 3 & kt 5mV q & intrinsic concentration = /cm 3 Then built in voltage is given by? (a) Volt (b) Volt (c) 0.88 Volt (d) Volt Ans. (d) 13. If SOP form of expression if A is MSB & C is LSB is f 0 = M 0 + M + M 3 + M 5 then expression of f 0. Ans. (b) (a) AB ABC ABC (b) AC AB ABC (c) AC AB ABC (d) ABC AC ABC
4 14. If f(x) = e Taylor series approximation of f(x) around x = 0 including all power of x less than or equal 3. (c) Ans. (c) x x (a) 1 + x + x + x 3 (b) 1 x 3 x 7 x 6 1 x 3 x x 3 3 (d) 1 + x + 3x + 7x N A1 N D N A N D P N P N If two diode having doping conc N A1 & N A = /cm 3 & /cm 3. Respectively. C If Reverse bias voltage >> V 0, then the ratio of capacitance C has been same value across both diode? 1. If Reverse bias Ans. (10) 16. XOR CLK A B C D In given right side SIPO shift register initial value of ABCD is 1101, A is MSB, and D is LSB. Find number of clock after which content is Ans. (1111) 17. FSK signal is given by A S(t) = c cos(0000t) For ''0'' symbol Accos(000t) For ''1'' symbol Find time period for which both signal do not interfare... Ans. (1 msec)
5 18. A open loop gain is given by k GH = (S S )(S ) If k is 10 Nyquist plot do not enclose 1 + 0j. If k is 100 Nyquist enclose 1 + 0j. System is (a) Stable for k = 10 and unstable for k = 100 (b) Stable for both k = 10, and k = 100 (c) Unstable for both k = 10, and k = 100 (d) Unstable for k = 10 & stable for k = V H v(t) = 10 cos t = 3 rad/sec 1 F 36 5 V Find magnitude of Ans. (.6) 0. 47k V V... 1 R C = 4k 1V V 0 V i 73k 4k C E
6 is very large find voltage gain A v = V 0? v i Ans. ( 160) 1. Given MOSFET is in saturation. Given that n C ox W 1mA / V. L Find I D. V DD = + 1V R = k 1 R D NMOS R = 1k R s = 1k Ans. ( ma). Let x(t) be a signal with Nyquist rate 0. Determine the Nyquist rate of dx(t) dt (a) 0 (b) 0 0 (c) 0 (d)
7 3. N-Type x Carrier are injected such that carrier profile 17 3 G(x) G x cm Lo 1, GLo 10 / cm, DP 100 L P V sec P hole carrier life time 10 4 sec, q = C. Find hole diffusion current density. Ans. (16 A/cm ) 4. E - Field component is given by Ans. (d) E = (xˆ ŷ jẑ) exp[j( t kx ky)] EM wave is (a) Not polarized (b) Linearly polarized (c) Circular polarized (d) Elliptical polarized 5. Schmitt trigger is given by V i + k V 0 1k + 3V Find threshold voltages when power supply is ± 15V (a) 7V, 3V (b) 3V, +7V (c) V, 6V (d) None of these Ans. (b)
8 6. A discrete sequence is given by Output Ans. (31) x[n] {1,,1}, h(0) 1, y[n] x[n] h[n] is y[1] 3, y[] 4 Find (10y[3] + y[4]) A volume R is bound as Ans. (10) x + y Z 3, 0 Z 1 Find volume R. 8. x = 1, function f(x) = x 3 + x 1 solve this function by using Newton-Rapson method till iteration. Ans. (15) dy 9. Solve Differential equation (x y 1) dx Ans. (*) 30. The content of accumulator of 5 th instruction of the microprocessor 8085 MVI A 78 H MVI B 33 H ADD B CMA ANI 3H (a) 10 H (b) 01 H (c) 11 H (d) 0 H
9 31. A B 450 Contour view of on city in given in which bath point A and B have level then find which direction to counter going from A to B (a) down up (b) down up down (c) up down (d) up down of 3. For a lag compensator the pole zero diagram Z P k(s s 1) G(s) = for unity feedback- The root locus for k (s s 1) (a) k > 1.5 (b) 0 < k < 1.5 (c) k < 1.5 (d) 0 < k < What happen if si replaces Ga in GaAs or As in GaAs. Ans. (*)
10 V in A = 10 v V o Ans. (*) Find V 0 =? 35. If there are a group of 3 Indian men and 3 foreigner men group. Then how many ways a group is selected in which at least are one Indian man is present. (a) 56 (b) 5 (c) 48 (d) S, T, U, V, W, X, Y, Z are sitting in a circular table. U is sitting second to the left of T and second to the right of W. V S Y W T X Z U W in the neighbour of X and V. S is not the neighbour of T. Z is sitting in front of V. Ans. (c) 37. Find the person who is third to the left of Y (a) W (b) X (c) V (d) Z Ans. (b)
11 38. 5V 4.8k V in V in 1 k V 0 T t Input given as shown in fig. if T is large, transistor is in saturation region & V CE sat = 0.V. So calculate minimum value of. V BEON = 0.7V Ans. (0.90) V CEsat = 0.V I C = A 4 5k KVL at input side V in I B 1 k 0.7 k = 0 I B = A 1k So = IC 1mA 9.5 I B = s 4 + s + 1 = 0, poles are (a) All four, complex poles in LHP (b) Two poles on the RHP (c) Three poles on the LHP (d) All poles line on the imaginary axis Ans. (b)
12 40. In a one lane road truck and car are moving with a constant speed of 36 km/hr. Length of the bus and car are Respectively 0 meter and 15 meter and there is a gap after bus and car 10 meter and 5 meter respectively. Calculate the number of vehicle passed through the lane in one hour (a) 1440 (b) 770 (C) 500 (d) Some table are chair. Ans. (c) All chair are shelf. Atleast some shelf are bench. (a) at least some bench are table (b) All bench are table (c) at leant some shelf are table (d) All chair are bench 4. Consider in ASM machine of is 00, 01, 10, 11. If D A and D B are two D filp-flop and Q A Q B = 00 initially then Q A D A D B Q B D in = 1 Ans. (11) CLK 43. Find the roots for the initial value of x = 1 using newton raphson method of the x 3 + x = 1 Ans. ( 3 4 )
13 44. The attunation constant in db of the given wave R = (.1 + j40), e l+j30 for =.1N p /sec. Ans. ( db) 1 7k k k k 8k V 0 If kt = 5 mv & assume I C & I e are equal than calculate midband gain Ans. ( 18) V V o in
: 2 : GATE Ans: (D) Sol: N. n q (D) V. = 25 mv n (10 3 ) Another Method: = V. n N. n q. ACE Engineering Academy C N
: : GATE 07 0. An n + n Silicon device is fabricated with uniform and non-degenerate donor doping concentrations of N D = 0 8 cm and N D = 0 cm corresponding to the n + and n regions respectively. At the
More informationQ. 1 Q. 25 carry one mark each.
GATE 5 SET- ELECTRONICS AND COMMUNICATION ENGINEERING - EC Q. Q. 5 carry one mark each. Q. The bilateral Laplace transform of a function is if a t b f() t = otherwise (A) a b s (B) s e ( a b) s (C) e as
More informationECE Branch GATE Paper The order of the differential equation + + = is (A) 1 (B) 2
Question 1 Question 20 carry one mark each. 1. The order of the differential equation + + = is (A) 1 (B) 2 (C) 3 (D) 4 2. The Fourier series of a real periodic function has only P. Cosine terms if it is
More informationQ. 1 Q. 25 carry one mark each.
Q. Q. 5 carry one mark each. Q. Consider a system of linear equations: x y 3z =, x 3y 4z =, and x 4y 6 z = k. The value of k for which the system has infinitely many solutions is. Q. A function 3 = is
More informationExercise The determinant of matrix A is 5 and the determinant of matrix B is 40. The determinant of matrix AB is.
Exercise 1. The determinant of matrix A is 5 and the determinant of matrix B is 40. The determinant of matrix AB is.. Let X be a random variable which is uniformly chosen from the set of positive odd numbers
More informationONE MARK QUESTIONS. 1. The condition on R, L and C such that the step response y(t) in the figure has no oscillations, is
ELECTRONICS & COMMUNICATION ENGINEERING ONE MARK QUESTIONS. The condition on R, L and C such that the step response y(t) in the figure has no oscillations, is (a.) R L C (b.) R L C (c.) R L C (d.) R LC
More informationElectronics and Communication Exercise 1
Electronics and Communication Exercise 1 1. For matrices of same dimension M, N and scalar c, which one of these properties DOES NOT ALWAYS hold? (A) (M T ) T = M (C) (M + N) T = M T + N T (B) (cm)+ =
More informationONE MARK QUESTIONS. 1. Consider the network graph shown in the figure. Which one of the following is NOT a tree of this graph?
ELECTRONICS & COMMUNICATION ENGINEERING ONE MARK QUESTIONS 1. Consider the network graph shown in the figure. Which one of the following is NOT a tree of this graph? (a.) (b.) (c.) (d.). The equivalent
More informationExercise: 4. 1 converges. 1. The series. (D) e. (A) 2 ln 2 (C) 2 (B) 2. equal to. 4. If. a and b equation. d x 2. (D) ae 2t. (A) ae t.
Exercise: 4 1. The series n 1 = 0 n! converges to (A) ln (B) (C) (D) e. The magnitude of the gradient for the function f(x, y, z) = x =3y +z 3 at the point (1, 1, 1) is. 3. Let X be a zero mean unit variance
More informationGATE 2009 Electronics and Communication Engineering
GATE 2009 Electronics and Communication Engineering Question 1 Question 20 carry one mark each. 1. The order of the differential equation + + y =e (A) 1 (B) 2 (C) 3 (D) 4 is 2. The Fourier series of a
More information1 P a g e.
1. Choose the most appropriate word from the options given below to complete the following sentence. Communication and interpersonal skills are important in their own ways. each B. both C. all either.
More information1.1 An excitation is applied to a system at t = T and its response is zero for < t < T. Such a system is (a) non-causal system.
. An excitation is applied to a system at t = T and its response is zero for < t < T. Such a system is (a) non-causal system x(t) (b) stable system (c) causal system (d) unstable system t=t t. In a series
More information6.012 Electronic Devices and Circuits
Page 1 of 12 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits FINAL EXAMINATION Open book. Notes: 1. Unless
More informationShared on QualifyGate.com
1 Section - I (General Aptitude) Q.1 Choose the correct verb to fill in the blank below: Let us. introvert alternate atheist (d) altruist Q.2 Choose the most appropriate word from the options given below
More informationD(s) G(s) A control system design definition
R E Compensation D(s) U Plant G(s) Y Figure 7. A control system design definition x x x 2 x 2 U 2 s s 7 2 Y Figure 7.2 A block diagram representing Eq. (7.) in control form z U 2 s z Y 4 z 2 s z 2 3 Figure
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationB. Both A and R are correct but R is not correct explanation of A. C. A is true, R is false. D. A is false, R is true
1. Assertion (A): A demultiplexer can be used as a decode r. Reason (R): A demultiplexer can be built by using AND gates only. A. Both A and R are correct and R is correct explanation of A B. Both A and
More informationConventional Paper I-2010
Conventional Paper I-010 1. (a) Sketch the covalent bonding of Si atoms in a intrinsic Si crystal Illustrate with sketches the formation of bonding in presence of donor and acceptor atoms. Sketch the energy
More informationSESSION - 1. Auhippo.com
SESSION - 03 Question Booklet Code EC : ELECTRONICS AND COMMUNICATION ENGINEERING A Duration: Three Hours Maximum Marks: 00 Read the following instructions carefully.. Do not open the seal of the Question
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
More informationSystems Analysis and Control
Systems Analysis and Control Matthew M. Peet Arizona State University Lecture 23: Drawing The Nyquist Plot Overview In this Lecture, you will learn: Review of Nyquist Drawing the Nyquist Plot Using the
More informationLecture 04 Review of MOSFET
ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More information2013 Question Booklet Code EC : ELECTRONICS AND COMMUNICATION ENGINEERING
013 Question Booklet Code EC : ELECTRONICS AND COMMUNICATION ENGINEERING A Duration: Three Hours Maximum Marks: 100 Read the following instructions carefully. 1. Do not open the seal of the Question Booklet
More informationDigital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The July 30, 2002 1 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Refinement. Last Time. No Field. Body Contact
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 6, 01 MOS Transistor Basics Today MOS Transistor Topology Threshold Operating Regions Resistive Saturation
More information3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti
Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +
More informationSystems Analysis and Control
Systems Analysis and Control Matthew M. Peet Illinois Institute of Technology Lecture 22: The Nyquist Criterion Overview In this Lecture, you will learn: Complex Analysis The Argument Principle The Contour
More informationHomework Assignment 08
Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance
More informationAnswer Key. Electronics Engineering GATE Forenoon Session 31st Jan, Write us at Phone: ,
Answer Key of Electronics Engineering GATE-2015 Forenoon Session 31st Jan, 2015 Write us at info@madeeasy.in Phone: 011-45124612, 9958995830 www.madeeasy.in Page 1 Section - I (General Aptitude) Q.1 Choose
More informationP. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions
P. R. Nelson 1 ECE418 - VLSI Midterm Exam Solutions 1. (8 points) Draw the cross-section view for A-A. The cross-section view is as shown below.. ( points) Can you tell which of the metal1 regions is the
More informationQ. 1 Q. 5 carry one mark each.
General Aptitude (GA) Set-5 Q. 1 Q. 5 carry one mark each. Q.1 By giving him the last of the cake, you will ensure lasting in our house today. The words that best fill the blanks in the above sentence
More information(b) A unity feedback system is characterized by the transfer function. Design a suitable compensator to meet the following specifications:
1. (a) The open loop transfer function of a unity feedback control system is given by G(S) = K/S(1+0.1S)(1+S) (i) Determine the value of K so that the resonance peak M r of the system is equal to 1.4.
More informationQ. 1 Q. 5 carry one mark each.
GATE 2019 General Aptitude (GA) Set-3 Q. 1 Q. 5 carry one mark each. Q.1 I am not sure if the bus that has been booked will be able to all the students. (A) sit (B) deteriorate (C) fill (D) accommodate
More informationMOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
More informationThe Devices. Jan M. Rabaey
The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models
More information`EC : ELECTRONICS AND COMMUNICATION ENGINEERING
03 Question Booklet Code B `EC : ELECTRONICS AND COMMUNICATION ENGINEERING Duration: Three Hours Maximum Marks: 00 Read the following instructions carefully.. Do not open the seal of the Question Booklet
More informationGATE 2007 Electrical Engineering
Q.1 Q. 20 carry one mark each GATE 2007 Electrical Engineering 1. The common emitter forward current gain of the transistor shown is β F = 100. 10V 1kΩ 270kΩ 1kΩ The transistor is operating in (A) Saturation
More informationEC-Paper Code-B GATE 2011
. No. 5 Carry One Mark Each. Consider the following statements regarding the complex Poynting vector P for the power radiated by a point source in an infinite homogeneous and lossless medium. Re ( P )
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon
More informationFundamentals of the Metal Oxide Semiconductor Field-Effect Transistor
Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the
More informationSECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University
NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationII/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.
14ECEI302/EC 212 1. Answer all questions (1X12=12 Marks) a What are the applications of linked list? b Compare singly linked list and doubly linked list. c Define ADT. d What are the basic operations of
More informationElectronics II. Final Examination
f3fs_elct7.fm - The University of Toledo EECS:3400 Electronics I Section Student Name Electronics II Final Examination Problems Points.. 3 3. 5 Total 40 Was the exam fair? yes no Analog Electronics f3fs_elct7.fm
More informationEC Objective Paper I (Set - D)
EC-Objective Paper-I ESE-5 www.gateforum.com EC Objective Paper I (Set - D). If a system produces frequencies in the output are not present in the input, then the system cannot be Minimum phase system
More informationN Channel MOSFET level 3
N Channel MOSFET level 3 mosn3 NSource NBulk NSource NBulk NSource NBulk NSource (a) (b) (c) (d) NBulk Figure 1: MOSFET Types Form: mosn3: instance name n 1 n n 3 n n 1 is the drain node, n is the gate
More informationEC-Paper Code-B GATE 2011
EC-Paper Code-B GATE 0 www.gateforum.com. No. 5 Carry One Mark Each. Consider the following statements regarding the complex Poynting vector P for the power radiated by a point source in an infinite homogeneous
More informationGATE : , Copyright reserved. Web:www.thegateacademy.com
GATE-2016 Index 1. Question Paper Analysis 2. Question Paper & Answer keys : 080-617 66 222, info@thegateacademy.com Copyright reserved. Web:www.thegateacademy.com ANALYSIS OF GATE 2016 Electrical Engineering
More informationFIELD-EFFECT TRANSISTORS
FIEL-EFFECT TRANSISTORS 1 Semiconductor review 2 The MOS capacitor 2 The enhancement-type N-MOS transistor 3 I-V characteristics of enhancement MOSFETS 4 The output characteristic of the MOSFET in saturation
More informationExtensive reading materials on reserve, including
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationECE317 : Feedback and Control
ECE317 : Feedback and Control Lecture : Routh-Hurwitz stability criterion Examples Dr. Richard Tymerski Dept. of Electrical and Computer Engineering Portland State University 1 Course roadmap Modeling
More informationINDIAN SPACE RESEARCH ORGANISATION. Recruitment Entrance Test for Scientist/Engineer SC 2017
1. The signal m (t) as shown is applied both to a phase modulator (with kp as the phase constant) and a frequency modulator with ( kf as the frequency constant) having the same carrier frequency. The ratio
More informationHomework Assignment 09
Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =
More informationHigh-to-Low Propagation Delay t PHL
High-to-Low Propagation Delay t PHL V IN switches instantly from low to high. Driver transistor (n-channel) immediately switches from cutoff to saturation; the p-channel pull-up switches from triode to
More informationSystems Analysis and Control
Systems Analysis and Control Matthew M. Peet Illinois Institute of Technology Lecture 23: Drawing The Nyquist Plot Overview In this Lecture, you will learn: Review of Nyquist Drawing the Nyquist Plot Using
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationForward-Active Terminal Currents
Forward-Active Terminal Currents Collector current: (electron diffusion current density) x (emitter area) diff J n AE qd n n po A E V E V th ------------------------------ e W (why minus sign? is by def.
More informationFull Length Test Electronics and Communication Engineering
1 [Ans A] PQRS P PQRSS P S QR P S Q QR Q P S R Q P S R (Q P S ) SPQ Full Length Test Electronics and Communication Engineering Answer Keys and Eplanations 2 [Ans A] Green s theorem and stokes theorem convert
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 24, 2017 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2017 Khanna Lecture Outline! Semiconductor Physics " Band gaps "
More informationESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals
University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals ESE570, Spring 2016 Final Friday, May 6 5 Problems with point weightings shown.
More informationOutline. Classical Control. Lecture 1
Outline Outline Outline 1 Introduction 2 Prerequisites Block diagram for system modeling Modeling Mechanical Electrical Outline Introduction Background Basic Systems Models/Transfers functions 1 Introduction
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationEE 560 MOS TRANSISTOR THEORY
1 EE 560 MOS TRANSISTOR THEORY PART 1 TWO TERMINAL MOS STRUCTURE V G (GATE VOLTAGE) 2 GATE OXIDE SiO 2 SUBSTRATE p-type doped Si (N A = 10 15 to 10 16 cm -3 ) t ox V B (SUBSTRATE VOLTAGE) EQUILIBRIUM:
More informationChapter 10 Feedback. PART C: Stability and Compensation
1 Chapter 10 Feedback PART C: Stability and Compensation Example: Non-inverting Amplifier We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits
More informationECE PN Junctions and Diodes
ECE 342 2. PN Junctions and iodes Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 342 Jose Schutt Aine 1 B: material dependent parameter = 5.4 10
More informationECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type
More informationStep 1. Finding V M. Goal: Þnd V M = input voltage for the output = V M both transistors are saturated at V IN = V M since
Step 1. Finding V M Goal: Þnd V M = input voltage for the output = V M both transistors are saturated at V IN = V M since V DSn = V M - 0 > V M - V Tn V SDp = V DD - V M = (V DD - V M ) V Tp Equate drain
More informationThis homework will not be collected or graded. It is intended to help you practice for the final exam. Solutions will be posted.
6.003 Homework #14 This homework will not be collected or graded. It is intended to help you practice for the final exam. Solutions will be posted. Problems 1. Neural signals The following figure illustrates
More informationEE5311- Digital IC Design
EE5311- Digital IC Design Module 1 - The Transistor Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai October 28, 2017 Janakiraman, IITM
More informationR10 JNTUWORLD B 1 M 1 K 2 M 2. f(t) Figure 1
Code No: R06 R0 SET - II B. Tech II Semester Regular Examinations April/May 03 CONTROL SYSTEMS (Com. to EEE, ECE, EIE, ECC, AE) Time: 3 hours Max. Marks: 75 Answer any FIVE Questions All Questions carry
More informationTopic # Feedback Control. State-Space Systems Closed-loop control using estimators and regulators. Dynamics output feedback
Topic #17 16.31 Feedback Control State-Space Systems Closed-loop control using estimators and regulators. Dynamics output feedback Back to reality Copyright 21 by Jonathan How. All Rights reserved 1 Fall
More informationElectronics II. Final Examination
The University of Toledo f6fs_elct7.fm - Electronics II Final Examination Problems Points. 5. 0 3. 5 Total 40 Was the exam fair? yes no The University of Toledo f6fs_elct7.fm - Problem 5 points Given is
More information3. (a) Figure 3(a) shows a Bridge T network used in control systems. The element values are clearly marked in the figure.
I.E.S.-(Conv.) 1987 ELECTRICAL ENGINEERING PAPER - I PART A 1. (a) Define precisely unit step and unit impulse functions. Sketch the following function from t = 0 to t = 10 units, indicating all salient
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationEE40 Midterm Review Prof. Nathan Cheung
EE40 Midterm Review Prof. Nathan Cheung 10/29/2009 Slide 1 I feel I know the topics but I cannot solve the problems Now what? Slide 2 R L C Properties Slide 3 Ideal Voltage Source *Current depends d on
More informationDEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2010
[E2.5] IMPERIAL COLLEGE LONDON DEPARTMENT OF ELECTRICAL AND ELECTRONIC ENGINEERING EXAMINATIONS 2010 EEE/ISE PART II MEng. BEng and ACGI SIGNALS AND LINEAR SYSTEMS Time allowed: 2:00 hours There are FOUR
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationThe Devices. Devices
The The MOS Transistor Gate Oxyde Gate Source n+ Polysilicon Drain n+ Field-Oxyde (SiO 2 ) p-substrate p+ stopper Bulk Contact CROSS-SECTION of NMOS Transistor Cross-Section of CMOS Technology MOS transistors
More informationECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)
ECE-342 Test 2 Solutions, Nov 4, 2008 6:00-8:00pm, Closed Book (one page of notes allowed) Please use the following physical constants in your calculations: Boltzmann s Constant: Electron Charge: Free
More informationGATE 2011 Electronics and Communication Engineering Set C
GATE 2011 Electronics and Communication Engineering Set C Q.1 - Q.25 Carry one mark each. 1. The value of the integral (A) 0 (B) 1/10 ( ) dz where c is the circle z = 1 is given by (C) 4/5 (D) 1 3z 4 z
More informationLecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOSFET N-Type, P-Type. Semiconductor Physics.
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 24, 217 MOS Transistor Theory, MOS Model Lecture Outline! Semiconductor Physics " Band gaps " Field Effects! MOS Physics " Cutoff
More informationConventional Paper-I Part A. 1. (a) Define intrinsic wave impedance for a medium and derive the equation for intrinsic vy
EE-Conventional Paper-I IES-01 www.gateforum.com Conventional Paper-I-01 Part A 1. (a) Define intrinsic wave impedance for a medium and derive the equation for intrinsic vy impedance for a lossy dielectric
More informationGATE : , Copyright reserved. Web:www.thegateacademy.com
Index. Question Paper Analysis 2. Question Paper & Answer keys : 080-67 66 222, info@thegateacademy.com Copyright reserved. Web:www.thegateacademy.com ANALYSIS OF GATE 206 Electrical Engineering CN Mathematics
More informationECE 350 Signals and Systems Spring 2011 Final Exam - Solutions. Three 8 ½ x 11 sheets of notes, and a calculator are allowed during the exam.
ECE 35 Spring - Final Exam 9 May ECE 35 Signals and Systems Spring Final Exam - Solutions Three 8 ½ x sheets of notes, and a calculator are allowed during the exam Write all answers neatly and show your
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationDifferential and Difference LTI systems
Signals and Systems Lecture: 6 Differential and Difference LTI systems Differential and difference linear time-invariant (LTI) systems constitute an extremely important class of systems in engineering.
More informationGATE 2007 Electronics and Communication Engineering
GATE 2007 Electronics and Communication Engineering Q.1 to Q.20 carry one mark each 1. If E denotes expectation, the variance of a random variable X is given by (A) E[X ] E [X] (C) E[X ] (B) E[X ] E [X]
More informationMicroelectronic Circuit Design Fourth Edition - Part I Solutions to Exercises
Page Microelectronic Circuit esign Fourth Edition - Part I Solutions to Exercises CHAPTER V LSB 5.V 0 bits 5.V 04bits 5.00 mv V 5.V MSB.560V 000000 9 + 8 + 4 + 0 785 0 V O 785 5.00mV or ) 5.V 3.95 V V
More informationECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION
ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may
More informationPage 2 GATE EE
Page GATE EE 009 www.gatehelp.com SOL. Overall gain of the system is written as G = GG G 3 We know that for a quantity that is product of two or more quantities total percentage error is some of the percentage
More information: 2 : EE GATE 2017 SOLUTIONS
: : EE GATE 7 SOLUTIONS. The following measurements are obtained on a single phase load: V = V %. I = 5. A % and W = 555 W %. If the power factor is calculated using these measurements, the worst case
More informationElectronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices
Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated
More informationECE 6412, Spring Final Exam Page 1
ECE 64, Spring 005 Final Exam Page FINAL EXAMINATION SOLUTIONS (Average score = 89/00) Problem (0 points This problem is required) A comparator consists of an amplifier cascaded with a latch as shown below.
More informationPh
BSNL JTO 9 DETAILED SOLUTION 1 BSNL Junior Telecom Officers-JTO 9 SOLUTIONS Engineers Institute of India-Eii offers exclusive coaching program for JTO preparations under team of JTO and working professional
More information