CHAPTER 2 AN ALGORITHM FOR OPTIMIZATION OF QUANTUM COST. 2.1 Introduction
|
|
- Jasmine Montgomery
- 6 years ago
- Views:
Transcription
1 CHAPTER 2 AN ALGORITHM FOR OPTIMIZATION OF QUANTUM COST Quantum cost is already introduced in Subsection It is an important measure of quality of reversible and quantum circuits. This cost metric provides a quantitative measure of elementary quantum resources required to implement a circuit which may be reversible or quantum in nature. We have extensively used this measure in the present thesis to compare the circuits proposed here with the earlier proposed circuits. For this purpose a new algorithm for optimization of quantum cost of reversible and quantum circuits has been prescribed. The quantum costs obtained using the proposed algorithm are compared with the existing results and it is found that the algorithm produces optimal quantum costs in all cases. 2.1 Introduction The rise of reversible logic computation and quantum technology, have motivated researchers working in the eld of reversible logic synthesis, to consider the physical limitations to reach a realizable hardware. At present, most of the synthesis algorithms consider gate count, garbage bits and quantum cost as important cost metrics. We have discussed these cost metrics in Section 1.3. In this chapter we have proposed an algorithm to optimize the quantum cost of reversible and quantum circuit. Recently, Maslov et al. [20, 42] have proposed 32
2 template matching as a tool for optimizing the quantum cost. However the template matching which can optimize the circuit cost, is not sucient for the optimization of the quantum cost. To be precise, quantum cost is not equivalent, to gate count. In the next section of this chapter we have briey described the background required for the understanding of the work and in Section 2.3 we have discussed the previous work. In Section 2.4, we have proposed an algorithm for calculating the quantum cost of reversible circuits. Here we have also compared our results with the earlier proposals [14, 20, 2729] to establish that the quantum cost computed by the proposed algorithm is optimal. Finally, we conclude the chapter in Section Background In this section we will recall some fundamental concepts required for understanding of this chapter. 1. Elementary quantum gates are all n-qubit quantum gates wheren {1, 2}. Some of these gates used in this chapter are listed below: Hadamard ( gate (H) ) is a one-qubit gate and it is dened by 1 1 H = Controlled-V gate is a two-qubit gate and it is dened by ( ) i 0 0 V 11 V 12 where V = 1+i 2. i V 21 V 22 Controlled-V + gate is a two qubit gate dened by 33
3 ( ) i 0 0 V 11 + V 12 + where V + = 1 i 2. i V 21 + V Local optimization rules: The moving rule discussed in Section 1.4 is basically commutation rule. In Section 1.4 we have discussed it in general. Let us explain it here with specic examples: A Cnot gate can commute with Controlled-V gate since the matrix of these gates satisfy V (a, b).t (a, b) = T (a, b).v (a, b). According to the moving rule prescribed by Maslov et al. [20] if a gate A has control set C A (where C A is an empty set in case of a gate with no control bits) and target set T A while another gate B has control set C B and target set T B then these two gates will move (commute) if and only if T A / C B and T B / C A. Deletion rule is the substitution of adjacent self inverse gates operating on same qubit lines by an I. For example if A = A 1 then BAA = B because AA = I. To be more precise, Not and Cnot gates are selfinverse gates. Therefore, two adjacent Cnot gates or Not gates on same qubit lines will reduce to an I. Similarly controlled-v gate and controlled-v + gate are inverse of each other and therefore two adjacent controlled-v gate and controlled-v + gates on same qubit lines i.e. V (a, b).v + (a, b) will reduce to I. 3. Garbage gates are those gates that appear at the end (or can be moved at the end) and whose outputs are garbage bits. Such gates can be removed because they do not aect the result of the computation. 34
4 2.3 Previous work Cost of an arbitrary unitary gate was rst introduced by Barenco et al. [45] in They had considered all 2 2 gate and Cnot gate as basic gates and had shown that for any 2 2 unitary 1 gate (U), we can realize controlled- U gate (C-U) by using at most 6 basic gates. But to analyze the cost of a large gate (n-bit Tooli) he had considered the cost of C-U as Θ(1). year, Smolin and DiVincenzo [72] calculated cost of Fredkin gate. calculation they went beyond the denition of Barenco et al. Next In their and assumed that the cost of every two-qubit gate is 1. This consideration does not have any contradiction with Barenco et al.'s denition of cost, as cost of all twoqubit quantum gates is Θ(1). Further progress in cost calculation was made by Perkowski et al. [108] in 2003 where they had shown that a one-qubit gate costs nothing, if it precedes or follows by a two-qubit gate. This is so because one-qubit gate can be combined with the two-qubit gate to yield a new twoqubit gate. Thus, the cost is often calculated as a total sum of two-qubit gates used. Following this denition the cost of Swap gate is one and that of Peres gate is four. Peres gate is universal for reversible boolean operations and it has the minimum cost compared to other universal gates. This observation of Perkowski et al. had motivated others to use Peres gate to minimize the cost. Here we would like to note that in the earlier work [45, 72, 108] quantum cost was mentioned as cost. The term quantum cost was coined by Maslov et al. [42,109] in 2003, they have dened quantum cost of a gate G, as the number of elementary quantum operations required to realize the function given by G. Later on, Hung et al. [110] had reconsidered the quantum cost estimation protocol dened by Smolin and DiVincenzo [72]. They have stated that each two qubit gate and each symmetric gate pattern (see Figure 2 of [110]) have quantum implementation cost 1. In essence all these denitions of quantum 1 An n-qubit gate is represented by a 2 n 2 n unitary matrix. Therefore a 2 2 and 4 4 gates correspond to one-qubit and two-qubit gates respectively. Dierent notations have been used in [15, 28, 74, 108, 110]. 35
5 cost are equivalent and we can follow Perkowski's denition [108] and state that the quantum cost of a classical reversible or quantum circuit is the minimum number of one-qubit and two-qubit quantum gates needed to implement the circuit. In recent past quantum cost of dierent reversible and quantum circuits have been reported [14, 20, 2729, 34, 48, 74]. Simultaneously several eorts have been made to reduce the quantum cost of dierent gates/circuits. For example, Barenco et al. [45] have estimated the cost of a 6 bit Tooli gate as 61. Maslov and Dueck [42] reduced the quantum cost of this gate initially to 48 by using Peres gate. Further Maslov et al. [111] reduced the quantum cost of this gate to 38 by applying local optimization tools. There also exist following two online databases: i) Benchmark page of Maslov et al. [29] and ii) Revlib [27], which include quantum cost of dierent circuits calculated by dierent authors. In 2005 Maslov et al. [111] have shown that a closer look into the cost metric can classify them into two subclasses: linear cost (where the quantum cost of a circuit is calculated as sum of quantum cost of each gate) and nonlinear cost (where local optimization is used). According to this classication scheme [111] quantum cost dened in Smolin and DiVincenzo [72] and Hung [110] is nonlinear. Interestingly, Haghparast and Eshghi [28] have given following two prescriptions for calculation of quantum cost: 1. Implement a circuit/gate using only the elementary quantum gates that is (2 2) and (4 4) gates and count them. 2. Synthesize the new circuit/gate using the well known gates whose quantum cost is specied and add up their quantum cost to calculate total quantum cost. In both of these cases we obtain linear cost metric and consequently the quantum cost obtained in these two procedures may be higher than the actual one unless local optimization algorithms are applied to the entire circuit. When we 36
6 apply the local optimization tool on the entire circuit then we obtain nonlinear cost. The proposed algorithm will calculate nonlinear quantum cost metric. Our current work and work of Maslov et al.'s [20] is contemporaneous and independent. They dier greatly in their premises, methods and consequences. 1) Maslov et al.'s work deal with circuit optimization precisely minimizing the gate count by local optimization tools. They have introduced templates and applied them to optimize the gate count. In contrast, our algorithm exploits a conceptual dierence between optimization algorithm used for reduction of gate count and the one used for reduction of quantum cost. 2) They are restricted to a particular gate library but to reduce the quantum cost we have introduced new gates as long as the gate is one-qubit or two-qubit quantum gate. 3) In their work the local optimization tools reduces the gate count only, but in our work it is applied to reduce the quantum cost as well. This is shown in Figure 2.1c where moving rule [20] (which was essentially designed to reduce circuit complexity) has not reduced the circuit complexity but has reduced the quantum cost. This is also evident in the work of Smolin [72]. Further, we would like to note that the quantum cost obtained by Maslov et al. is nonlinear and so is ours. Consequently, it will be completely justied to compare the quantum cost obtained by our proposed algorithm with that obtained using Maslov et al.'s algorithm. 2.4 Optimization algorithm In this section we have proposed an algorithm that optimizes the quantum cost of reversible and quantum circuits. It is presented in the form of a owchart in Algorithm 2.1. The owchart is explained below: 1. The input is a reversible circuit. Here we would like to note that ur goal is to nd out the minimum number of elementary quantum gates required to implement the circuit and we are not much concerned about 37
7 the choice of gate library [5,29,45] in principle. But in practice it is easier to work using an input circuit which is constituted using the gates from a standard gate library for which a large/complete set of templates are known. At present there are few set of templates, available for reversible and quantum circuits [20]. Therefore, in the beginning of the algorithm we convert the input reversible circuit into a circuit composed of gates taken from a standard gate library preferably those gate libraries for which a complete/large set of templates are already known. NCV is a good choice. 2. In the next step we optimize the gate count of the reversible circuit by applying local optimization tools. Consider a template: U 1 U 2 U 3 U 4 U 5 = I (where U i is an unitary gate) and in the optimization procedure we come across a sequence of gates U 2 U 3 U 4 then we can replace this sequence of gates by U 1 1 U 1 5. Figure 2.1: a) A Fredkin gate is implemented using three Tooli gates. b) Tooli gate is substituted by elementary gates, so it's direct linear cost is 5 3 = 15. c) Moving rule is applied (the movements are shown by arrows), in d) and e) template matching rule is applied and in f) the total number of elementary gates is 11. g) The circuit obtained after applying template matching in Figure 2.1a is reduced to one CCnot and two Cnot gates. h) The CCnot gate is substituted by elementary gates. According to Haghparast and Eshghi [28] the cost is 7. The moving rule is applied to circuit. i) New gates are introduced to yield cost of Fredkin gate as 5. 38
8 Algorithm 2.1 Algorithm for optimization of quantum cost. 39
9 Figure 2.2: a) Reversible circuit for function 3_17 in [29]. b) Moving rule is applied and arrow shows the movement of Cnot gate. c) NCT circuit before substitution with elementary gates. d) Quantum circuit of 3_17 function obtained by substituting the CCnot gates with elementary gates. e) Template matching tool is applied from [20] to the circuit. f) Quantum circuit with reduced gate count. g) Modied local optimization rule is applied and two movements have been done in the circuit as indicated by the arrows. h) New gates are introduced (each box is a new gate) and quantum cost of the circuit is obtained as the total quantum gates present in the circuit. The quantum cost of this circuit is In this step we obtain an equivalent elementary circuit. This is done by decomposing every n-qubit gates (where n 3) into equivalent circuit comprising of elementary gates (2 2 or 4 4 quantum gates). 4. We optimize the circuit comprising of elementary gates in the following steps. (a) We apply moving rule, deletion rule and modied template matching. In modied template matching a sequence of gates is substituted by another sequence of gates if it decreases the overall quantum cost of the circuit. In Section 1.4 we have explained how a standard template matching optimizes quantum cost by reducing the gate count. In modied template matching the overall cost is reduced by simultaneous application of template matching and introduction of new gates. Here we may substitute a sequence of gates by a larger sequence of gates if after the substitution, the gates present at the edge of the new sequence merges with the adjacent gates on the same qubit lines to reduce the overall quantum cost. It is explained in Example 1 [Figure 2.1d- 2.1e] given below. 40
10 (b) We group the adjacent gate/gates of dimension one-qubit and twoqubit, two-qubit and one-qubit, one-qubit and one-qubit, two-qubit and two-qubit operating on the same qubit lines to form new gates. In the circuit there may be other gates in the same qubit lines but not adjacent. In this step we will apply commutation rule and if the gates on the same qubit line or lines can be brought adjacent they will again form a new gate and reduce the cost. This is a modied optimization where we introduce new gate and apply the commutation rule to decrease the quantum cost of the circuit. (c) Since new gates are formed in the procedure, the existing gates in the circuit may belong to another gate library and it is possible that templates for that particular gate library exist, hence we explore the further scope of optimization of gate count by template matching and deletion rule. We may require generating new templates for this procedure. 5. We remove those gates, which do not aect the output or in other words aect only the garbage bits. When we substitute CCnot gate by elementary gates then there appear a lot of unnecessary quantum gates. This situation is similar to the garbage bits which are added to make an irreversible function reversible. Analogously these gates can be called as garbage gates. For example, if during computation the desired output of the circuit is obtained from the third qubit line in Figure 2.1i then rst two qubit lines at the output are garbage bits and the last two Cnot gates are garbage gates. Another example is a reversible function 4mod5 [29] (Grover's oracle) whose output is 1 if the 4 bit input is divisible by 5. The circuit has one desired output and rest of the output bits are garbage bits. In this case when we apply Algorithm 2.1 we nd it helpful to remove those gates (garbage gates) that aect only the garbage bits. 41
11 6. The quantum cost of entire circuit is obtained by counting the total number of quantum gates present in the circuit. To illustrate how this algorithm work let us consider following two examples. 1. Example 1: Consider a Fredkin gate and convert it to NCT circuit by applying a synthesis algorithm [15] as shown in Figure 2.1a. We will calculate it's quantum cost in two parts which is without optimizing the NCT circuit and after optimizing the NCT circuit. In the rst part we substitute the CCnot gate with it's elementary gates as shown in Figure 2.1b. In Figure 2.1c we have applied moving rule and indicated the movement by arrows. There are two places as shown in Figure 2.1d where modied template matching can be applied and the resultant circuit is shown in Figure 2.1e, here we have also marked the places where we can again apply templates. We obtain a circuit shown in Figure 2.1f, we have marked in boxes the new gates and the quantum cost is 11. In the second part we optimize the NCT circuit of Fredkin gate in Figure 2.1a by applying template matching and obtain an optimized circuit as shown in Figure 2.1g. Thereafter the CCnot gate is substituted by elementary gates as shown in Figure 2.1h. We have applied modied optimization rule (commutation is shown by arrow) and in Figure 2.1i we have shown the optimized circuit with quantum cost of 5. This example clearly establishes that it is "very essential" to optimize the reversible circuit before substituting it with it's elementary gates. This aspect is not mentioned in earlier work [20, 72, 108, 110]. 2. Example 2: The reversible NCT circuit for function 3_17, is shown in Figure 2.2a [29]. This is the input of our algorithm, in Figure 2.2b we have shown that the end Cnot gate will commute with adjacent CCnot gate (thereby reduce the quantum cost) and the movement is shown by an arrow. The resultant circuit after commutation is shown in Figure 2.2c. We try to optimize it's gate count but we nd that we cannot apply self 42
12 inverse rule or template matching. We substitute the Tooli gate with elementary quantum gates and the resultant circuit is shown in Figure 2.2d. We try to optimize the circuit, there are two places shown in Figure 2.2e where templates can be applied and after the application of templates we have obtained the circuit which is shown in Figure 2.2f. Thereafter, we apply modied optimization technique in Figure 2.2g, new gates are formed which are shown in boxes in Figure 2.2h. Finally we calculate total number of elementary gates in the circuit and obtain the quantum cost of the circuit Quantum cost optimized circuits We have already mentioned that most of the existing results related to quantum cost are available in benchmark page of Maslov et al. [29] and in Revlib [27]. In addition to these two databases Mohammadi and Eshghi [28], Gupta et al. [14] and Maslov et al. [20] have independently reported the quantum cost of dierent reversible circuits. We have compared the quantum costs reported in these work with the quantum costs of the same functions obtained using the present algorithm. The results of comparison are shown in Table Table 2.3. To be precise in Table 2.1 we have compared the quantum costs of the following functions: i) mod5 function which is divisibility checker, ii) ham3 which is the size 3 hamming optimal coding function, iii) ham7 which is size 7 hamming optimal coding function, iv) hwb4 which is the hidden weighted bit function [112] with parameter N=4, v) 3_17 which is the worst case scenario 3 variable function [15] having function specication {7, 1, 4, 3, 0, 2, 6, 5} and vi) 4_49 which is the worst case scenario 4 variable function [15] having function specication {15, 1, 12, 3, 5, 6, 8, 7, 0, 10, 13, 9, 2, 4, 14, 11}. Here we would like to note that in this chapter we have mentioned the circuits described in [29] as benchmark circuits. To provide specic examples and to establish the superiority of our algorithm we have applied our algorithm to 43
13 those benchmark circuits. Further, the benchmark circuits reported in [29] to realize a particular function is not unique and consequently dierent designs for the same purpose are marked with dierent indices, for example d1 denotes design 1, d2 denotes design 2 etc. Here we have followed the same convention as it is used in [29]. Gupta et al. [14] have synthesized few reversible circuits for realization of above mentioned functions in the form of a network of Tooli gates and have also reported their quantum costs. Further in [20] improved quantum costs are reported for various circuits reported earlier [29]. We have compared the quantum costs reported in these work in Table 2.1. In Table 2.2 we have reported quantum cost of circuits from Revlib [27]. To be precise, we have compared quantum cost of the following functions: i) Miller gate, ii) 3_17 which is the worst case scenario 3 variable function [15] and iii) dierent designs of decode 24 function which is 2 to 4 binary decoder. Table 2.3 compares quantum costs of some circuits that have been reported in [28, 74]. For example: i) two bit binary adder with carry input using one constant input (see Figure 3a of [28]), ii) two bit binary adder with carry input using two constant input (see Figure 3b of [28]), iii) 9's complement circuit without constant inputs (see Figure 4a of [28]) and iv) 2 2 bit multiplier (see Figure 15 of [74]). The algorithm may be applied to other benchmark circuits too but to do so either one has to develop templates for the corresponding gate library or convert the circuit into other gate library for which templates has been provided in literature. In Table 2.4, we have calculated quantum cost of some pure quantum circuits like EPR, quantum teleportation and shor code. Since quantum cost of these circuits have not been reported earlier, therefore it's comparison could not be done. The quantum cost optimized circuits are shown in the rst column of Table Table 2.4. The gates shown in the box form a new gate and it is counted as a single gate in the calculation of quantum cost. 44
14 Circuit Gate Count Quantum cost Ours Cost Red. (%) [14] [29] [20] mod5,d mod5,d mod5,d mod5,d ham3,d ham3,d ham hwb of Table 2.1: Comparison of quantum cost using our algorithm with the existing work of Gupta et al. [14], Maslov et al. [29] and Maslov et al. [20].
15 Circuit Gate Count Quantum Cost Proposed Cost Red. (%) miller gate [27] decode24v decode24v decode24v decode24v Table 2.2: Comparison of quantum cost using proposed algorithm with the existing work of Revlib [27]. 46
16 Circuit Gate Count Quantum Cost Proposed Cost Red. (%) [28, 74] Two bit binary adder with carry input using one constant input. Two bit binary adder with carry input using two constant input 's complement x2 bit multiplier Table 2.3: Comparison of quantum cost using our algorithm with the existing work of Mohammadi and Eshghi [28, 74] Circuit Gate Count Quantum Cost EPR 2 1 Teleportation 4 2 Shor code 5 2 Table 2.4: Quantum cost of important quantum circuits. 47
17 2.5 Conclusions In this chapter we have proposed an algorithm [Algorithm 2.1] for optimization of quantum cost and applied it to dierent circuits from various sources [14, 20, 2729] and have compared our results. The outcome of the comparison (see Table Table 2.3) clearly shows that the proposed algorithm produces best result. In Table 2.4 we have reported quantum cost of dierent quantum circuits (for example, quantum teleportation, EPR circuit etc.). Through these examples it is clearly established that the proposed algorithm is useful in reduction of quantum cost. Thus the present algorithm provides a window for reduction of quantum cost of other circuits in future. In the subsequent chapters of the present thesis we have proposed new designs of reversible multiplier circuit, reversible sequential elements, reversible registers etc. The quantum cost of these circuits are optimized using the present algorithm. 48
An Algorithm for Minimization of Quantum Cost
Appl. Math. Inf. Sci. 6, No. 1, 157-165 (2012) 157 Applied Mathematics & Information Sciences An International Journal An Algorithm for Minimization of Quantum Cost Anindita Banerjee and Anirban Pathak
More informationarxiv: v1 [quant-ph] 20 Jul 2009
An analysis of reversible multiplier circuits Anindita Banerjee and Anirban Pathak March 9, 2018 Jaypee Institute of Information Technology University, Noida, India arxiv:0907.3357v1 [quant-ph] 20 Jul
More informationTwo-Qubit Quantum Gates to Reduce the Quantum Cost of Reversible Circuit
11 41st IEEE International Symposium on Multiple-Valued Logic Two-Qubit Quantum Gates to Reduce the Quantum Cost of Reversible Circuit Md. Mazder Rahman, Anindita Banerjee, Gerhard W. Dueck, and Anirban
More informationOptimized Reversible Programmable Logic Array (PLA)
Journal of Advances in Computer Research Quarterly ISSN: 28-6148 Sari Branch, Islamic Azad University, Sari, I.R.Iran (Vol. 4, No. 1, February 213), Pages: 81-88 www.jacr.iausari.ac.ir Optimized Reversible
More informationReversible Logic Synthesis with Output Permutation
Please note: Methods introduced in this paper are availabe at www.revkit.org. Reversible Logic Synthesis with Output Permutation Robert Wille 1 Daniel Große 1 Gerhard W. Dueck 2 Rolf Drechsler 1 1 Institute
More informationFPGA-Based Circuit Model Emulation of Quantum Algorithms
FPGA-Based Circuit Model Emulation of Quantum Algorithms Mahdi Aminian, Mehdi Saeedi, Morteza Saheb Zamani, Mehdi Sedighi Quantum Design Automation Lab Computer Engineering Department, Amirkabir niversity
More informationDesign and Optimization of Reversible BCD Adder/Subtractor Circuit for Quantum and Nanotechnology Based Systems
World pplied Sciences Journal 4 (6): 787-792, 2008 ISSN 1818-4952 IDOSI Publications, 2008 Design and Optimization of Reversible CD dder/subtractor Circuit for Quantum and Nanotechnology ased Systems 1
More informationarxiv: v2 [quant-ph] 27 Dec 2010
Reversible circuit synthesis using a cycle-based approach arxiv:1004.4320v2 [quant-ph] 27 Dec 2010 Mehdi Saeedi, Morteza Saheb Zamani, Mehdi Sedighi, Zahra Sasanian Quantum Design Automation Lab Department
More informationA Shared-cube Approach to ESOP-based Synthesis of Reversible Logic
FACTA UNIVERSITATIS (NIŠ) SER.: ELEC. ENERG. vol. 16, April 24, xx-xx A Shared-cube Approach to ESOP-based Synthesis of Reversible Logic N. M. Nayeem and J. E. Rice Abstract: Reversible logic is being
More information92 CHAPTER III. QUANTUM COMPUTATION. Figure III.11: Diagram for swap (from NC).
92 CHAPTER III. QUANTUM COMPUTATION Figure III.11: Diagram for swap (from NC). C.3 Quantum circuits 1. Quantum circuit: A quantum circuit isa sequential seriesofquantum transformations on a quantum register.
More informationSynthesis of Fredkin-Toffoli Reversible Networks
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL.???, NO.???,??? 2004 1 Synthesis of Fredkin-Toffoli Reversible Networks Dmitri Maslov, Gerhard W. Dueck, Member, IEEE, and D. Michael
More informationSingle qubit + CNOT gates
Lecture 6 Universal quantum gates Single qubit + CNOT gates Single qubit and CNOT gates together can be used to implement an arbitrary twolevel unitary operation on the state space of n qubits. Suppose
More informationProjects about Quantum adder circuits Final examination June 2018 Quirk Simulator
Projects about Quantum adder circuits Final examination June 2018 Quirk Simulator http://algassert.com/2016/05/22/quirk.html PROBLEM TO SOLVE 1. The HNG gate is described in reference: Haghparast M. and
More informationarxiv:quant-ph/ v1 24 Jul 2006
Techniques for the Synthesis of Reversible Toffoli Networks arxiv:quant-ph/0607166v1 24 Jul 2006 D. Maslov D. M. Miller G. W. Dueck Dept. of Combinatorics and Optimization Dept. of Computer Science Faculty
More informationQuantum Phase Estimation using Multivalued Logic
Quantum Phase Estimation using Multivalued Logic Agenda Importance of Quantum Phase Estimation (QPE) QPE using binary logic QPE using MVL Performance Requirements Salient features Conclusion Introduction
More informationTemplates for Positive and Negative Control Toffoli Networks
Templates for Positive and Negative Control Toffoli Networks Md Zamilur Rahman and Jacqueline E. Rice Department of Mathematics and Computer Science, University of Lethbridge, Lethbridge, AB, Canada {mdzamilur.rahman,j.rice}@uleth.ca
More informationIBM quantum experience: Experimental implementations, scope, and limitations
IBM quantum experience: Experimental implementations, scope, and limitations Plan of the talk IBM Quantum Experience Introduction IBM GUI Building blocks for IBM quantum computing Implementations of various
More informationIntegrated Synthesis of Linear Nearest Neighbor Ancilla-Free MCT Circuits
Integrated Synthesis of Linear Nearest Neighbor Ancilla-Free MCT Circuits Md Mazder Rahman 1, Gerhard W. Dueck 1, Anupam Chattopadhyay 2 and Robert Wille 3 1 Faculty of Computer Science, University of
More informationQuantified Synthesis of Reversible Logic
Quantified Synthesis of Reversible Logic Robert Wille 1 Hoang M. Le 1 Gerhard W. Dueck 2 Daniel Große 1 1 Group for Computer Architecture (Prof. Dr. Rolf Drechsler) University of Bremen, 28359 Bremen,
More informationSynthesizing Reversible Circuits for Irreversible Functions
Synthesizing Reversible Circuits for Irreversible Functions D. Michael Miller 1 Robert Wille 2 Gerhard W. Dueck 3 1 Department of Computer Science, University of Victoria, Canada 2 Group for Computer Architecture
More informationOptimized Nanometric Fault Tolerant Reversible BCD Adder
Research Journal of pplied Sciences, Engineering and Technology 4(9): 167-172, 212 ISSN: 24-7467 Maxwell Scientific Organizational, 212 Submitted: October 31, 211 ccepted: December 9, 211 Published: May
More informationDesign and Implementation of Nanometric Fault Tolerant Reversible BCD Adder
ustralian Journal of asic and pplied Sciences, 5(10): 896-901, 2011 ISSN 1991-8178 Design and Implementation of Nanometric Fault Tolerant Reversible D dder Majid Haghparast omputer Engineering Department,
More informationQuantum gate. Contents. Commonly used gates
Quantum gate From Wikipedia, the free encyclopedia In quantum computing and specifically the quantum circuit model of computation, a quantum gate (or quantum logic gate) is a basic quantum circuit operating
More informationENERGY loss is an important consideration in digital design.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 23, NO. 11, NOVEMBER 2004 1497 Reversible Cascades With Minimal Garbage Dmitri Maslov Gerhard W. Dueck, Member, IEEE
More informationExtended Superposed Quantum State Initialization Using Disjoint Prime Implicants
Extended Superposed Quantum State Initialization Using Disjoint Prime Implicants David Rosenbaum, Marek Perkowski Portland State University, Department of Computer Science Portland State University, Department
More informationTechnology Mapping and Optimization for Reversible and Quantum Circuits
Technology Mapping and Optimization for Reversible and Quantum Circuits by Zahra Sasanian B.Sc., University of Tehran, 2006 M.Sc., Amirkabir University of Technology, 2008 A Dissertation Submitted in Partial
More informationTechnology Mapping of Reversible Circuits to Clifford+T Quantum Circuits
echnology Mapping of Reversible Circuits to Clifford+ Quantum Circuits Nabila Abdessaied Matthew Amy Mathias Soeken Rolf Drechsler Cyber-Physical Systems, DFKI Gmb, Bremen, Germany Department of Computer
More informationQuantum computing! quantum gates! Fisica dell Energia!
Quantum computing! quantum gates! Fisica dell Energia! What is Quantum Computing?! Calculation based on the laws of Quantum Mechanics.! Uses Quantum Mechanical Phenomena to perform operations on data.!
More informationQuantum Cost efficient Reversible Multiplier
Quantum Cost efficient Reversible Multiplier Mandeep Kaur, Chakshu Goel Abstract Increasing demand for reducing power dissipation in digital multipliers has led to new mode of computation for multiplier
More informationwith the ability to perform a restricted set of operations on quantum registers. These operations consist of state preparation, some unitary operation
Conventions for Quantum Pseudocode LANL report LAUR-96-2724 E. Knill knill@lanl.gov, Mail Stop B265 Los Alamos National Laboratory Los Alamos, NM 87545 June 1996 Abstract A few conventions for thinking
More informationProgress in Reversible Processor Design: A Novel Methodology for Reversible Carry Look-ahead Adder
Progress in Reversible Processor Design: A Novel Methodology for Reversible Carry Look-ahead Adder Himanshu Thapliyal #, Jayashree H.V *, Nagamani A. N *, Hamid R. Arabnia + # Department of Computer Science
More informationExact SAT-based Toffoli Network Synthesis
Eact SAT-based Toffoli Network Synthesis ABSTRACT Daniel Große Institute of Computer Science University of Bremen 28359 Bremen, Germany grosse@informatik.unibremen.de Gerhard W. Dueck Faculty of Computer
More informationDatabase Manipulation Operations on Quantum Systems
Quant Inf Rev, No, 9-7 (203) 9 Quantum Information Review An International Journal http://dxdoiorg/02785/qir/0002 Database Manipulation Operations on Quantum Systems Ahmed Younes Department of Mathematics
More informationSCIENCE & TECHNOLOGY
Pertanika J. Sci. & Technol. 24 (2): 245-271 (2016) SCIENCE & TECHNOLOGY Journal homepage: http://www.pertanika.upm.edu.my/ Review Article A Comprehensive and Comparative Study on Online Testability for
More informationGroup Theory Based Synthesis of Binary Reversible Circuits
Group Theory Based Synthesis of Binary Reversible Circuits Guowu Yang 1,XiaoyuSong 2, William N.N. Hung 2,FeiXie 1, and Marek A. Perkowski 2 1 Dept. of Computer Science, Portland State University, Portland,
More informationPh 219b/CS 219b. Exercises Due: Wednesday 4 December 2013
1 Ph 219b/CS 219b Exercises Due: Wednesday 4 December 2013 4.1 The peak in the Fourier transform In the period finding algorithm we prepared the periodic state A 1 1 x 0 + jr, (1) A j=0 where A is the
More information*WILEY- Quantum Computing. Joachim Stolze and Dieter Suter. A Short Course from Theory to Experiment. WILEY-VCH Verlag GmbH & Co.
Joachim Stolze and Dieter Suter Quantum Computing A Short Course from Theory to Experiment Second, Updated and Enlarged Edition *WILEY- VCH WILEY-VCH Verlag GmbH & Co. KGaA Contents Preface XIII 1 Introduction
More informationGrover Algorithm Applied to Four Qubits System
www.ccsenet.org/cis Computer and Inormation Science Vol., No. ; May Grover Algorithm Applied to Four Qubits System Z. Sakhi (Corresponding author) Laboratory o Inormation Technology and Modelisation, and
More informationDESIGN AND ANALYSIS OF A FULL ADDER USING VARIOUS REVERSIBLE GATES
DESIGN AND ANALYSIS OF A FULL ADDER USING VARIOUS REVERSIBLE GATES Sudhir Dakey Faculty,Department of E.C.E., MVSR Engineering College Abstract The goal of VLSI has remained unchanged since many years
More informationISSN Vol.03, Issue.03, June-2015, Pages:
ISSN 2322-0929 Vol.03, Issue.03, June-2015, Pages:0271-0276 www.ijvdcs.org Design of Low Power Arithmetic and Logic Unit using Reversible Logic Gates LAKSHMIKANTHA MN 1, ANURADHA MG 2 1 Dept of ECE (VLSI
More informationarxiv:quant-ph/ v3 11 Mar 2004
ariv:quant-ph/040148v3 11 ar 004 Generalized G States and Distributed Quantum Computing Anocha Yimsiriwattana and Samuel J. Lomonaco Jr. Abstract. A key problem in quantum computing is finding a viable
More informationIntroduction to Quantum Algorithms Part I: Quantum Gates and Simon s Algorithm
Part I: Quantum Gates and Simon s Algorithm Martin Rötteler NEC Laboratories America, Inc. 4 Independence Way, Suite 00 Princeton, NJ 08540, U.S.A. International Summer School on Quantum Information, Max-Planck-Institut
More informationSynthesis of Reversible Circuits for Large Reversible Functions
Portland State University PDXScholar Electrical and Computer Engineering Faculty Publications and Presentations Electrical and Computer Engineering 12-2010 Synthesis of Reversible Circuits for Large Reversible
More informationQuantum Computing. Joachim Stolze and Dieter Suter. A Short Course from Theory to Experiment. WILEY-VCH Verlag GmbH & Co. KGaA
Joachim Stolze and Dieter Suter Quantum Computing A Short Course from Theory to Experiment Second, Updated and Enlarged Edition WILEY- VCH WILEY-VCH Verlag GmbH & Co. KGaA Preface XIII 1 Introduction and
More informationOn The Complexity of Quantum Circuit Manipulation
On The Complexity of Quantum Circuit Manipulation Vincent Liew 1 Introduction The stabilizer class of circuits, introduced by Daniel Gottesman, consists of quantum circuits in which every gate is a controlled-not
More informationQuantum Computing. 6. Quantum Computer Architecture 7. Quantum Computers and Complexity
Quantum Computing 1. Quantum States and Quantum Gates 2. Multiple Qubits and Entangled States 3. Quantum Gate Arrays 4. Quantum Parallelism 5. Examples of Quantum Algorithms 1. Grover s Unstructured Search
More informationDesign of Digital Adder Using Reversible Logic
RESEARCH ARTICLE Design of Digital Adder Using Reversible Logic OPEN ACCESS Gowthami P*, RVS Satyanarayana ** * (Research scholar, Department of ECE, S V University College of Engineering, Tirupati, AP,
More informationQuantum information and quantum computing
Middle East Technical University, Department of Physics January 7, 009 Outline Measurement 1 Measurement 3 Single qubit gates Multiple qubit gates 4 Distinguishability 5 What s measurement? Quantum measurement
More informationInvestigating the Complexity of Various Quantum Incrementer Circuits. Presented by: Carlos Manuel Torres Jr. Mentor: Dr.
Investigating the Complexity of Various Quantum Incrementer Circuits Presented by: Carlos Manuel Torres Jr. Mentor: Dr. Selman Hershfield Department of Physics University of Florida Gainesville, FL Abstract:
More informationOptimized design of BCD adder and Carry skip BCD adder using reversible logic gates
Optimized design of BCD adder and Carry skip BCD adder using reversible logic gates H R Bhagyalakshmi E&C Department BMS College of Engineering, Bangalore, Karnataka, India M K Venkatesha E&C Department
More informationOptimal Realizations of Controlled Unitary Gates
Optimal Realizations of Controlled nitary Gates Guang Song and Andreas Klappenecker Department of Computer Science Texas A&M niversity College Station, TX 77843-3112 {gsong,klappi}@cs.tamu.edu Abstract
More informationQuantum Information Processing and Diagrams of States
Quantum Information and Diagrams of States September 17th 2009, AFSecurity Sara Felloni sara@unik.no / sara.felloni@iet.ntnu.no Quantum Hacking Group: http://www.iet.ntnu.no/groups/optics/qcr/ UNIK University
More informationPh 219b/CS 219b. Exercises Due: Wednesday 20 November 2013
1 h 219b/CS 219b Exercises Due: Wednesday 20 November 2013 3.1 Universal quantum gates I In this exercise and the two that follow, we will establish that several simple sets of gates are universal for
More informationEquivalence Checking of Reversible Circuits
Please note: Methods introduced in this paper are availabe at wwwrevkitorg Equivalence Checking of Reversible Circuits Robert Wille Daniel Große D Michael Miller 2 Rolf Drechsler Institute of Computer
More informationResource Efficient Design of Quantum Circuits for Quantum Algorithms
Resource Efficient Design of Quantum Circuits for Quantum Algorithms Himanshu Thapliyal Department of Electrical and Computer Engineering University of Kentucky, Lexington, KY hthapliyal@uky.edu Quantum
More informationReversible Function Synthesis with Minimum Garbage Outputs
Reversible Function Synthesis with Minimum Garbage Outputs Gerhard W. Dueck and Dmitri Maslov Faculty of Computer Science University of New Brunswick Fredericton, N.B. E3B 5A3 CANADA Abstract Reversible
More informationChapter 10. Quantum algorithms
Chapter 10. Quantum algorithms Complex numbers: a quick review Definition: C = { a + b i : a, b R } where i = 1. Polar form of z = a + b i is z = re iθ, where r = z = a 2 + b 2 and θ = tan 1 y x Alternatively,
More informationCombinational Logic. By : Ali Mustafa
Combinational Logic By : Ali Mustafa Contents Adder Subtractor Multiplier Comparator Decoder Encoder Multiplexer How to Analyze any combinational circuit like this? Analysis Procedure To obtain the output
More informationLiterature Review on Multiplier Accumulation Unit by Using Hybrid Adder
Literature Review on Multiplier Accumulation Unit by Using Hybrid Adder Amiya Prakash M.E. Scholar, Department of (ECE) NITTTR Chandigarh, Punjab Dr. Kanika Sharma Assistant Prof. Department of (ECE) NITTTR
More informationLogic Synthesis for Quantum State Generation
Logic Synthesis for Quantum State Generation Philipp Niemann Department of Computer Science, University of Bremen, D-8359 Bremen, Germany Email: pniemann@csuni-bremende Rhitam Datta Indian Institute of
More informationQuantum Information & Quantum Computing
Math 478, Phys 478, CS4803, September 18, 007 1 Georgia Tech Math, Physics & Computing Math 478, Phys 478, CS4803 Quantum Information & Quantum Computing Homework # Due September 18, 007 1. Read carefully
More informationTechnical Report: Considerations for Determining a Classification Scheme for Reversible Boolean Functions
Technical Report: Considerations for Determining a Classification Scheme for Reversible Boolean Functions 1 Introduction TR-CSJR2-2007 J. E. Rice University of Lethbridge j.rice@uleth.ca For many years
More informationSynthesis of Quantum Circuit for FULL ADDER Using KHAN Gate
Synthesis of Quantum Circuit for FULL ADDER Using KHAN Gate Madhumita Mazumder West Bengal University of Technology, West Bengal ABSTRACT Reversible and Quantum logic circuits have more advantages than
More informationQUANTUM COMPUTATION. Exercise sheet 1. Ashley Montanaro, University of Bristol H Z U = 1 2
School of Mathematics Spring 017 QUANTUM COMPUTATION Exercise sheet 1 Ashley Montanaro, University of Bristol ashley.montanaro@bristol.ac.uk 1. The quantum circuit model. (a) Consider the following quantum
More informationarxiv: v1 [quant-ph] 12 Aug 2013
On quantum circuits employing roots of the Pauli matrices Mathias Soeen, 1 D. Michael Miller, and Rolf Drechsler 1 1 Institute of Computer Science, niversity of Bremen, Germany Department of Computer Science,
More informationA Systematic Algorithm for Quantum Boolean Circuits Construction
A Systematic Algorithm for Quantum Boolean Circuits Construction I.M. Tsai and S.Y. Kuo arxiv:quant-ph/0104037v2 19 Apr 2001 Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan.
More informationReversible and Quantum computing. Fisica dell Energia - a.a. 2015/2016
Reversible and Quantum computing Fisica dell Energia - a.a. 2015/2016 Reversible computing A process is said to be logically reversible if the transition function that maps old computational states to
More informationErrata list, Nielsen & Chuang. rrata/errata.html
Errata list, Nielsen & Chuang http://www.michaelnielsen.org/qcqi/errata/e rrata/errata.html Part II, Nielsen & Chuang Quantum circuits (Ch 4) SK Quantum algorithms (Ch 5 & 6) Göran Johansson Physical realisation
More informationComplex numbers: a quick review. Chapter 10. Quantum algorithms. Definition: where i = 1. Polar form of z = a + b i is z = re iθ, where
Chapter 0 Quantum algorithms Complex numbers: a quick review / 4 / 4 Definition: C = { a + b i : a, b R } where i = Polar form of z = a + b i is z = re iθ, where r = z = a + b and θ = tan y x Alternatively,
More informationLog-mod-finding: A New Idea for Implementation of Shor's Algorithm
2012 International Conference on Networks and Information (ICNI 2012) IPCSIT vol. 57 (2012) (2012) IACSIT Press, Singapore DOI: 10.7763/IPCSIT.2012.V57.11 Log-mod-finding: A New Idea for Implementation
More informationDesign of an Online Testable Ternary Circuit from the Truth Table
Design of an Online Testable Ternary Circuit from the Truth Table N. M. Nayeem and J. E. Rice Dept. of Math & Computer Science University of Lethbridge, Lethbridge, Canada {noor.nayeem,j.rice}@uleth.ca
More informationParallelization of the QC-lib Quantum Computer Simulator Library
Parallelization of the QC-lib Quantum Computer Simulator Library Ian Glendinning and Bernhard Ömer September 9, 23 PPAM 23 1 Ian Glendinning / September 9, 23 Outline Introduction Quantum Bits, Registers
More informationAn Optimized BCD Adder Using Reversible Logic Gates
Vol.2, Issue.6, Nov-Dec. 2012 pp-4527-4531 ISSN: 2249-6645 An Optimized BCD Adder Using Reversible Logic Gates K.Rajesh 1, D A Tatajee 2 1, 2 Department of ECE, A I E T, Visakhapatnam, India, ABSTRACT:
More informationDESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC LOGIC UNIT
International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.3, June 2013 DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC LOGIC UNIT Rakshith Saligram 1
More informationConference on Advances in Communication and Control Systems 2013 (CAC2S 2013)
Conference on Advances in Communication and Control Systems 2013 (CAC2S 2013) VLSI IMPLEMENTATION OF OPTIMIZED REVERSIBLE BCD ADDER Ruchi Gupta 1 (Assistant Professor, JPIET, MEERUT), Shivangi Tyagi 2
More informationA New Approach for Designing of 3 to 8 Decoder and It s Applications Using Verilog HDL
A New Approach for Designing of 3 to 8 Decoder and It s Applications Using Verilog HDL P.Anirudh Goud PG-Scholar (VLSI Design) Department of ECE, Krishna Murthy Institute of Technology & Engineering, Edulabad,
More informationDesign of Universal Shift Register Using Reversible Logic
International Journal of Engineering and Technology Volume 2 No. 9, September, 2012 Design of Universal Shift Register Using Reversible Logic 1 Md. Selim Al Mamun, 2 Indrani Mandal, 3 Md. Hasanuzzaman
More informationIntroduction to Quantum Computing
Introduction to Quantum Computing Petros Wallden Lecture 7: Complexity & Algorithms I 13th October 016 School of Informatics, University of Edinburgh Complexity - Computational Complexity: Classification
More informationDesign Methodologies for Reversible Logic Based Barrel Shifters
University of South Florida Scholar Commons Graduate Theses and Dissertations Graduate School January 2012 Design Methodologies for Reversible Logic Based Barrel Shifters Saurabh Kotiyal University of
More informationarxiv:quant-ph/ v3 21 Feb 2003
Circuit for Shor s algorithm using 2n+3 qubits arxiv:quant-ph/2595v3 21 Feb 23 Stéphane Beauregard Abstract We try to minimize the number of qubits needed to factor an integer of n bits using Shor s algorithm
More informationSome Recent Research Issues in Quantum Logic
Some Recent Research Issues in Quantum Logic Marek Perkowski Part one What will be discussed?. Background. Quantum circuits synthesis 3. Quantum circuits simulation 4. Quantum logic emulation and evolvable
More informationDirect Design of Reversible Combinational and Sequential Circuits Using PSDRM Expressions
International Journal of Research in Engineering and Science (IJRES) ISSN (Online): 2320-9364, ISSN (Print): 2320-9356 Volume 3 Issue 11 ǁ November. 2015 ǁ PP.59-67 Direct Design of Reversible Combinational
More informationReversible Circuits Synthesis Based on EXOR-sum of Products of EXOR-sums
Portland State University PDXScholar Dissertations and Theses Dissertations and Theses Spring 5-29-2015 Reversible Circuits Synthesis Based on EXOR-sum of Products of EXOR-sums Linh Hoang Tran Portland
More informationReversible Circuit Synthesis of Symmetric Functions Using a Simple Regular Structure
Reversible Circuit Synthesis of Symmetric Functions Using a Simple Regular Structure Arighna Deb 1, Debesh K. Das 1, Hafizur Rahaman 2, Bhargab B. Bhattacharya 3, Robert Wille 4, Rolf Drechsler 4 1 Computer
More informationAnalysis of Multiplier Circuit Using Reversible Logic
IJIRST International Journal for Innovative Research in Science & Technology Volume 1 Issue 6 November 2014 ISSN (online): 2349-6010 Analysis of Multiplier Circuit Using Reversible Logic Vijay K Panchal
More informationUsing πdds for Nearest Neighbor Optimization of Quantum Circuits
sing πdds for Nearest Neighbor Optimization of Quantum Circuits Robert Wille 1,2, Nils Quetschlich 3, Yuma Inoue 4, Norihito Yasuda 4, and Shin-ichi Minato 4 1 Institute for Integrated Circuits, Johannes
More informationOptimized Reversible Vedic multipliers for High Speed Low Power Operations
Optimized Reversible Vedic multipliers for High Speed Low Power Operations K. Parameswarareddy 1 PG Student, Department of ECE Sri krishna devaraya engineering college Nh-44,Gooty, Ananthapuramu, Andhra
More informationReversible computer hardware
Reversible computer hardware Alexis De Vos Imec v.z.w. and Universiteit Gent Belgium York, 22 March 2009 A logically irreversible computer 3 1 adding computer 4 3 1 adding computer 4?? adding computer
More informationDesign and Implementation of Combinational Circuits using Reversible Gates
Design and Implementation of Combinational Circuits using Reversible Gates 1 Ms. Ashwini Gaikwad 2 Ms. Shweta Patil 1M.Tech Student,Departmentof Electronics Engineering, Walchand College of Engg., Sangli
More informationOPTIMAL DESIGN AND SYNTHESIS OF FAULT TOLERANT PARALLEL ADDER/SUBTRACTOR USING REVERSIBLE LOGIC GATES. India. Andhra Pradesh India,
OPTIMAL DESIGN AND SYNTHESIS OF FAULT TOLERANT PARALLEL ADDER/SUBTRACTOR USING REVERSIBLE LOGIC GATES S.Sushmitha 1, H.Devanna 2, K.Sudhakar 3 1 MTECH VLSI-SD, Dept of ECE, ST. Johns College of Engineering
More informationDesign and Implementation of Efficient Reversible Vedic multiplier for Low Power and High Speed Operations
Design and Implementation of Efficient Reversible Vedic multiplier for Low Power and High Speed Operations 1 C.Himam Hussain PG Scholar, Sri Krishnadevaraya Engineering College, Gooty, Andhra Pradesh,
More informationLecture 2: From Classical to Quantum Model of Computation
CS 880: Quantum Information Processing 9/7/10 Lecture : From Classical to Quantum Model of Computation Instructor: Dieter van Melkebeek Scribe: Tyson Williams Last class we introduced two models for deterministic
More informationOPTIMIZED MULTIPLIER USING REVERSIBLE MULTI- CONTROL INPUT TOFFOLI GATES
OPTIMIZED MULTIPLIER USING REVERSILE MULTI- CONTROL INPUT TOFFOLI GTES H R hagyalakshmi 1 and M K Venkatesha 2 1 Department of Electronics and Communication Engineering, M S College of Engineering, Visvesvaraya
More informationIntroduction to Quantum Information Processing
Introduction to Quantum Information Processing Lecture 6 Richard Cleve Overview of Lecture 6 Continuation of teleportation Computation and some basic complexity classes Simple quantum algorithms in the
More informationFourier Sampling & Simon s Algorithm
Chapter 4 Fourier Sampling & Simon s Algorithm 4.1 Reversible Computation A quantum circuit acting on n qubits is described by an n n unitary operator U. Since U is unitary, UU = U U = I. This implies
More informationQuantum Cost Optimization for Reversible Carry Skip BCD Adder
International Journal of Science and Technology Volume 1 No. 10, October, 2012 Quantum Cost Optimization for Reversible Carry Skip BCD Adder Md. Selim Al Mamun, Indrani Mandal, Uzzal Kumar Prodhan Department
More informationQuantum parity algorithms as oracle calls, and application in Grover Database search
Abstract Quantum parity algorithms as oracle calls, and application in Grover Database search M. Z. Rashad Faculty of Computers and Information sciences, Mansoura University, Egypt Magdi_z2011@yahoo.com
More informationDetermining the Minimal Number of SWAP Gates for Multi-dimensional Nearest Neighbor Quantum Circuits
Determining the Minimal Number of SWAP Gates for Multi-dimensional Nearest Neighbor Quantum Circuits Aaron Lye 1 Robert Wille 1,2 Rolf Drechsler 1,2 1 Institute of Computer Science, niversity of Bremen,
More informationComputer Science & Engineering Dept, West Bengal University of Technology 2 Information Technology Dept, Manipal University
Quantum Realization Full Adder-Subtractor Circuit Design Using Islam gate Madhumita Mazumder 1, Indranil Guha Roy 2 1, Computer Science & Engineering Dept, West Bengal University of Technology 2 Information
More informationHigh Speed Time Efficient Reversible ALU Based Logic Gate Structure on Vertex Family
International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 11, Issue 04 (April 2015), PP.72-77 High Speed Time Efficient Reversible ALU Based
More information