CHANNEL PROCESSING TWIN DETECTORS CHANNEL PROCESSING TWIN DETECTORS CHANNEL PROCESSING TWIN DETECTORS CHANNEL PROCESSING TWIN DETECTORS
|
|
- Joan Hancock
- 6 years ago
- Views:
Transcription
1 BIQUAD FILERS IN DIGIAL HYBRID INFORMAION NOE INRODUCION he DIGIAL offers great flexibility in adjusting input/output characteristics as well as shaping of the system's frequency response. he input/output characteristics of the system are adjusted by up to 4 channels of independent signal processing, AGC-O, peak clipping and low level expansion (squelch) blocks. he system's frequency response can be controlled by adjusting individual channel's gain and the crossover frequencies between channels. Also, the system's frequency response can be controlled using DIGIAL biquad filters. x b 1 b b 0 Σ a 0 = 1 -a 1 -a y he DIGIAL hybrid has four biquad filters available. he first two of them, Pre1 and Pre are located before the Band Split Filter in the signal path. hose filters are cascaded and it is important to note that if the Pre1 filter is disabled, the hardware assumes that the Pre filter is also disabled. he other two filters, PostA and PostB are located before the Notch Filter and the Peak Clipping blocks respectively. Filters PostA and PostB can be used completely independently. Please refer to the GB310-S0 Pal Configuration Block Diagram for locations of the biquad filters in the signal path. BIQUAD FILER SRUCURE Each of the DIGIAL biquad filters is an IIR (Infinite Impulse Response) digital filter implemented as Direct Form 1 structure. he block diagram of the Direct Form 1 structure is shown in Fig. Fig. Direct Form 1 IIR Structure Block Diagram he transfer function of each of the biquad filter can be expressed as follows: b 0 + b 1 + b z - H(z) = 1 + a 1 + a z - By multiplying the numerator and the denominator by z the transfer function can also be expressed as: b 0 z + b 1 z 1 + b H(z) = z + a 1 z 1 + a Note that the coefficient a 0 is hard-wired to always be a 1. he coefficients are each 16 bits in length and include one sign bit, one bit to the left of the decimal point, and 14 bits FMIC RMIC nF 70nF 60nF A/D FRONWAVE A/D FRONWAVE PRE 1 & BIQUAD FILERS WIN DEECOR BAND SPLI FILER WIN DEECORS WIN DEECORS WIN DEECORS WIN DEECORS Σ POS A BIQUAD FILER NOCH FILER VC SQUELCH ONE GENERAOR AGC-O GB310-S0 PEAK CLIPPING POS B BIQUAD FILER GB310 D/A HBRIDGE 14 1 OU+ OU- Fig. 1 GB310-SO Pal Configuration Block Diagram Doc.No [Rev. November 001] 1
2 All multiplications and additions are done with a single multiplier-accumulator (MAC) and therefore the following rules should be considered in order for the biquad filter to function properly: 1. All coefficients {b0, b1, b, a1, a} must be in the range [-;+].. he calculated filter's output signal level should not exceed the full scale representation in the filter. For example, if the input signal to the biquad is -10dBFS (10dB below Full Scale), therefore the biquad has only 10dB of headroom before it starts overflowing. Please take note that the underlying code in the product components automatically checks all of the filters in the system for stability (that is, the poles have to be within the unit circle) before updating the graphs on the screen or programming the coefficients into the hybrid. If the Interactive Data Sheet receives an exception from the underlying stability checking code, it will automatically disable the biquad being modified and display a warning message. When the filter is made stable again, it can be reenabled. DIGIAL SYSEM LIMIAIONS When designing and implementing an IIR filter, it is important to consider the limitations of any DSP system. he limitations described here might cause the IIR filter to become noisy, distorting or even unstable. In that case, it may be necessary to adjust some of the filter's parameters so it will perform as expected. When the signal is converted from analog to digital form, the precision is limited by the number of bits available. he signals are not only subject to limited precision, filter coefficients follow the same rule - they are also subject to limited precision of digital systems. he limited precision of all digital systems leads to quantization errors. hose errors due to limited precision are nonlinear and signal dependent. he nonlinearity can eventually lead to instability, particularly with IIR filters. here is no method that can eliminate quantization errors. However those errors can be minimized by keeping values large so that the maximum number of bits is used to represent them. But, there is a limit to how large the numbers can be. here is also another potential source of error in DSP systems, particularly in IIR filters. It is possible for a result of IIR filter processing to exceed the maximum number size. When that happens, the hardware may saturate or overflow. o avoid the overflow or saturation, the input signal and/or filter coefficients should be scaled down. DIGIAL IIR FILER DESIGN he following examples illustrate one of the IIR filter design algorithms. Each filter is first designed as an analog filter, the filter's characteristics (order, corner frequency, passband gain) are translated into an analog transfer function. Poles and zeros of the analog transfer function are then matched to the poles and zeros of the digital filter's transfer function using bilinear transformation. he digital filter's coefficients (from the digital filter's transfer function) can then be entered into the Biquad Section of the Interactive Data Sheet to implement that particular filter. hose examples require some knowledge of complex math and "s" and "z" operators used in analog and digital transfer functions. DIGIAL FILER DESIGN EXAMPLES: Example 1: 1st order low pass filter with 4kHz corner frequency and 0dB gain he transfer function of the 1st order analog low pass filter ω c H(s) = where ω c = πƒ c s + ω c ƒ c is -3dB corner frequency in Hz, π = he transfer function has pole s p1 at -ω c and zero s z1 at he bilinear transformation is used to convert the analog transfer function to a digital transfer function. he pole and the zero of the digital transfer function are matched to the pole and zero of the analog transfer function according to the following formula: 1 + s z = 1 - s where is the sampling period, = 1/ƒ s, and ƒ s is the sampling frequency. he corner frequency of the analog filter ƒ c = 4000Hz therefore ω c = 513. he transfer function of this analog low pass filter is: 513 H(s) =, the pole s p1 = -513, the zero s z1 = s
3 Using the bilinear transformation, sampling frequency ƒ s = 3000Hz: z p1 = z p1 = z z1 = he transfer function of the first order digital filter is: z - z z1 H(z) = G z - z p1 Gain parameter G has to be calculated so the digital filter has unity gain at DC: 1- z z1 1 - z p1 H(z) = G = 1 thus G = /z=1 1 - z p1 G = he transfer function of the digital filter: z z H(z) = = z z he filter's coefficients have to be converted to 14-bit integer numbers. he conversion is done by multiplying the fractional coefficients of the transfer function by 14 and rounding the results to the nearest integer number. he rounded integers can then be entered into one of the biquad sections in the Interactive Data Sheet and programmed into the DIGIAL hybrid. COEFFICIEN 14-BI INEGER b b b 0 0 Example : 1st order high pass filter with 500Hz corner frequency and 0dB gain he transfer function of the 1st order analog high pass filter s H(s) = where ω c = πƒ c s + ω c ƒ c is -3dB corner frequency in Hz, π = he transfer function has pole s p1 at -ω c and zero s z1 at 0. he bilinear transformation is used to convert the analog transfer function to a digital transfer function. he pole and the zero of the digital transfer function are matched to the pole and zero of the analog transfer function according to the following formula: 1 + s z = 1 - s where is sampling period, = 1/ƒ s, and ƒ s is the sampling frequency. he corner frequency of the analog high pass filter ƒ c = 500Hz therefore ω c = he transfer function of this analog low pass filter is: s H(s) = s p1 = -3141, s z1 = 0 s Using the bilinear transformation, sampling frequency ƒ s = 3000Hz: z p1 = z p1 = z z1 = he transfer function of the first order digital filter: a a 0 0 z - z z1 H(z) = G z - z p
4 Gain parameter G has to be calculated so the digital filter has unity gain at infinite frequency: -1 - z z1 1 + z p1 H(z) = G = 1 thus G = /z= z p1 G = z z H(z) = = z z he filter's coefficients have to be converted to 14-bit integer numbers. he conversion is done by multiplying the fractional coefficients of the transfer function by 14 and rounding the results to the nearest integer number. he rounded integers can then be entered into one of the biquad sections in the Interactive Data Sheet and programmed into the DIGIAL hybrid: COEFFICIEN 14-BI INEGER b b he corner frequency of the nd order analog filter ƒ c = 3000Hz therefore ω c = For the nd order filter to have -3dB at the corner frequency the damping ratio should be set to: ζ = = he transfer function of the analog low pass filter: H(s) = s s the poles s p1, p = ± j 1339, the zeros s z1 = s z = Using the bilinear transformation, sampling frequency ƒ s = 3000Hz: ( j 1339) 1 + z p1 = ( j 1339) 1 - b 0 0 a a 0 0 Example 3: nd order low pass filter with 3000Hz corner frequency and 0dB gain he transfer function of a nd order analog low pass filter ω c H(s) = s + ζ ω c s + ω c ζ = damping ratio (0 to 1) ω c = πƒ c, ƒ c = corner frequency he transfer function has poles located at s p1, p = -ζ ω c ± j ω c 1- ζ and zeros s z1 = s z at z p1 = j ( j 1339) 1 + z p = ( j 1339) 1 - z z1 = z z = -1 z p = j he second order digital filter transfer function: (z - z z1 ) (z - z z ) H(z) = G (z - z p1 ) (z - z p ) z + z +1 H(z) = G z z
5 Gain parameter G has to be calculated so the digital filter has unity gain at DC: (1 - z z1 ) (1 - z z ) H(z) = G = 1 /z=1 (1 - z p1 ) (1 - z p ) For the nd order filter to have -3dB at the corner frequency the damping ratio should be set to: ζ = = (1 - z p1 ) (1 - z p ) thus G = 4 G = he transfer function of the digital filter: z z H(z) = z z he filter's coefficients have to be converted to 14-bit integer numbers. he conversion is done by multiplying the fractional coefficients of the transfer function by 14 and rounding the results to the nearest integer number. he rounded integers can then be entered into one of the biquad sections in the Interactive Data Sheet and programmed into the DIGIAL hybrid: he transfer function of the analog high pass filter: H(s) = s s the poles s p1, p = ± j 4443, the zeros s z1 = s z = 0 Using the bilinear transformation, sampling frequency ƒ s = 3000Hz: ( j 4443) 1 + z p1 = ( j 4443) 1 - s COEFFICIEN 14-BI INEGER z p1 = j b b b a a Example 4: nd order high pass filter with 1000Hz corner frequency and 0dB gain he transfer function of a nd order analog high pass filter s H(s) = s + ζ ω c s + ω c ζ = damping ratio (0 to 1) ω c = πƒ c, ƒ c = corner frequency he transfer function has poles located at s p1, p = -ζ ω c ± j ω c 1- ζ and zeros s z1 = s z at 0 z z1 = z z = 1 ( j 4443) 1 + z p = ( j 4443) 1 - z p = j he second order digital filter transfer function: (z - z z1 ) (z - z z ) H(z) = G (z - z p1 ) (z - z p ) z - z +1 H(z) = G z z he corner frequency of the nd order analog filter ƒ c = 1000Hz therefore ω c =
6 Gain parameter G has to be calculated so the digital filter has unity gain at infinity: (-1 - z z1 ) (-1 - z z ) H(z)= G = 1 /z= -1 (-1 - z p1 ) (-1 - z p ) (-1 - z p1 ) (-1 - z p ) thus G = 4 G = he transfer function of the digital filter: z z H(z) = z z he filter's coefficients have to be converted to 14-bit integer numbers. he conversion is done by multiplying the fractional coefficients of the transfer function by 14 and rounding the results to the nearest integer number. he rounded integers can then be entered into one of the biquad sections in the Interactive Data Sheet and programmed into the DIGIAL hybrid: COEFFICIEN 14-BI INEGER b b b a a CAUION ELECROSAIC SENSIIVE DEVICES DO NO OPEN PACKAGES OR HANDLE EXCEP A A SAIC-FREE WORKSAION DOCUMEN IDENIFICAION INFORMAION NOE he product is in a development phase and specifications are subject to change without notice. Gennum reserves the right to remove the product at any time. Listing the product does not constitute an offer for sale. REVISION NOES: Corrections to errors in filter design examples. GENNUM CORPORAION MAILING ADDRESS: P.O. Box 489, Stn A, Burlington Ontario, Canada L7R 3Y3 el. +1 (905) fax: +1 (905) GENNUM JAPAN CORPORAION C-101, Miyamae Village, Miyamae, Suginami-ku, okyo , Japan el. +81 (3) Fax: +81 (3) SHIPPING ADDRESS: 970 Fraser Drive, Burlington, Ontario, Canada L7L 5P5 Gennum Corporation assumes no responsibility for the use of any circuits described herein and makes no representations that they are free from patent infringement. Copyright October 001 Gennum Corporation. All rights reserved. Printed in Canada
Chapter 7: IIR Filter Design Techniques
IUST-EE Chapter 7: IIR Filter Design Techniques Contents Performance Specifications Pole-Zero Placement Method Impulse Invariant Method Bilinear Transformation Classical Analog Filters DSP-Shokouhi Advantages
More informationDSP Configurations. responded with: thus the system function for this filter would be
DSP Configurations In this lecture we discuss the different physical (or software) configurations that can be used to actually realize or implement DSP functions. Recall that the general form of a DSP
More informationECE4270 Fundamentals of DSP Lecture 20. Fixed-Point Arithmetic in FIR and IIR Filters (part I) Overview of Lecture. Overflow. FIR Digital Filter
ECE4270 Fundamentals of DSP Lecture 20 Fixed-Point Arithmetic in FIR and IIR Filters (part I) School of ECE Center for Signal and Information Processing Georgia Institute of Technology Overview of Lecture
More informationAnalysis of Finite Wordlength Effects
Analysis of Finite Wordlength Effects Ideally, the system parameters along with the signal variables have infinite precision taing any value between and In practice, they can tae only discrete values within
More informationFinite Word Length Effects and Quantisation Noise. Professors A G Constantinides & L R Arnaut
Finite Word Length Effects and Quantisation Noise 1 Finite Word Length Effects Finite register lengths and A/D converters cause errors at different levels: (i) input: Input quantisation (ii) system: Coefficient
More informationTime Varying Circuit Analysis
MAS.836 Sensor Systems for Interactive Environments th Distributed: Tuesday February 16, 2010 Due: Tuesday February 23, 2010 Problem Set # 2 Time Varying Circuit Analysis The purpose of this problem set
More informationDSP Design Lecture 2. Fredrik Edman.
DSP Design Lecture Number representation, scaling, quantization and round-off Noise Fredrik Edman fredrik.edman@eit.lth.se Representation of Numbers Numbers is a way to use symbols to describe and model
More informationDigital Signal Processing Lecture 8 - Filter Design - IIR
Digital Signal Processing - Filter Design - IIR Electrical Engineering and Computer Science University of Tennessee, Knoxville October 20, 2015 Overview 1 2 3 4 5 6 Roadmap Discrete-time signals and systems
More informationFINITE PRECISION EFFECTS 1. FLOATING POINT VERSUS FIXED POINT 3. TYPES OF FINITE PRECISION EFFECTS 4. FACTORS INFLUENCING FINITE PRECISION EFFECTS
FINITE PRECISION EFFECTS 1. FLOATING POINT VERSUS FIXED POINT 2. WHEN IS FIXED POINT NEEDED? 3. TYPES OF FINITE PRECISION EFFECTS 4. FACTORS INFLUENCING FINITE PRECISION EFFECTS 5. FINITE PRECISION EFFECTS:
More informationPS403 - Digital Signal processing
PS403 - Digital Signal processing 6. DSP - Recursive (IIR) Digital Filters Key Text: Digital Signal Processing with Computer Applications (2 nd Ed.) Paul A Lynn and Wolfgang Fuerst, (Publisher: John Wiley
More informationStability Condition in Terms of the Pole Locations
Stability Condition in Terms of the Pole Locations A causal LTI digital filter is BIBO stable if and only if its impulse response h[n] is absolutely summable, i.e., 1 = S h [ n] < n= We now develop a stability
More informationThe Cooper Union Department of Electrical Engineering ECE111 Signal Processing & Systems Analysis Final May 4, 2012
The Cooper Union Department of Electrical Engineering ECE111 Signal Processing & Systems Analysis Final May 4, 2012 Time: 3 hours. Close book, closed notes. No calculators. Part I: ANSWER ALL PARTS. WRITE
More informationDIGITAL SIGNAL PROCESSING UNIT III INFINITE IMPULSE RESPONSE DIGITAL FILTERS. 3.6 Design of Digital Filter using Digital to Digital
DIGITAL SIGNAL PROCESSING UNIT III INFINITE IMPULSE RESPONSE DIGITAL FILTERS Contents: 3.1 Introduction IIR Filters 3.2 Transformation Function Derivation 3.3 Review of Analog IIR Filters 3.3.1 Butterworth
More informationMITOCW watch?v=jtj3v Rx7E
MITOCW watch?v=jtj3v Rx7E The following content is provided under a Creative Commons license. Your support will help MIT OpenCourseWare continue to offer high quality educational resources for free. To
More informationLecture 9 Infinite Impulse Response Filters
Lecture 9 Infinite Impulse Response Filters Outline 9 Infinite Impulse Response Filters 9 First-Order Low-Pass Filter 93 IIR Filter Design 5 93 CT Butterworth filter design 5 93 Bilinear transform 7 9
More informationLecture 7 - IIR Filters
Lecture 7 - IIR Filters James Barnes (James.Barnes@colostate.edu) Spring 204 Colorado State University Dept of Electrical and Computer Engineering ECE423 / 2 Outline. IIR Filter Representations Difference
More informationUNIT V FINITE WORD LENGTH EFFECTS IN DIGITAL FILTERS PART A 1. Define 1 s complement form? In 1,s complement form the positive number is represented as in the sign magnitude form. To obtain the negative
More informationUNIT - III PART A. 2. Mention any two techniques for digitizing the transfer function of an analog filter?
UNIT - III PART A. Mention the important features of the IIR filters? i) The physically realizable IIR filters does not have linear phase. ii) The IIR filter specification includes the desired characteristics
More informationIIR digital filter design for low pass filter based on impulse invariance and bilinear transformation methods using butterworth analog filter
IIR digital filter design for low pass filter based on impulse invariance and bilinear transformation methods using butterworth analog filter Nasser M. Abbasi May 5, 0 compiled on hursday January, 07 at
More informationDesign IIR Filters Using Cascaded Biquads
Design IIR Filters Using Cascaded Biquads This article shows how to implement a Butterworth IIR lowpass filter as a cascade of second-order IIR filters, or biquads. We ll derive how to calculate the coefficients
More informationOptimum Ordering and Pole-Zero Pairing of the Cascade Form IIR. Digital Filter
Optimum Ordering and Pole-Zero Pairing of the Cascade Form IIR Digital Filter There are many possible cascade realiations of a higher order IIR transfer function obtained by different pole-ero pairings
More informationMULTIRATE SYSTEMS. work load, lower filter order, lower coefficient sensitivity and noise,
MULIRAE SYSEMS ransfer signals between two systems that operate with different sample frequencies Implemented system functions more efficiently by using several sample rates (for example narrow-band filters).
More informationDetermining Appropriate Precisions for Signals in Fixed-Point IIR Filters
38.3 Determining Appropriate Precisions for Signals in Fixed-Point IIR Filters Joan Carletta Akron, OH 4435-3904 + 330 97-5993 Robert Veillette Akron, OH 4435-3904 + 330 97-5403 Frederick Krach Akron,
More informationDigital Signal Processing
COMP ENG 4TL4: Digital Signal Processing Notes for Lecture #21 Friday, October 24, 2003 Types of causal FIR (generalized) linear-phase filters: Type I: Symmetric impulse response: with order M an even
More informationChapter 3 HW Solution
ME 48/58 Chapter 3 HW February 6, Chapter 3 HW Solution Problem. Here you re given a lead network often used in control systems to improve the transient response which adds around 6 of phase angle at about
More information2nd-order filters. EE 230 second-order filters 1
nd-order filters Second order filters: Have second order polynomials in the denominator of the transfer function, and can have zeroth-, first-, or second-order polyinomials in the numerator. Use two reactive
More informationDFT & Fast Fourier Transform PART-A. 7. Calculate the number of multiplications needed in the calculation of DFT and FFT with 64 point sequence.
SHRI ANGALAMMAN COLLEGE OF ENGINEERING & TECHNOLOGY (An ISO 9001:2008 Certified Institution) SIRUGANOOR,TRICHY-621105. DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING UNIT I DFT & Fast Fourier
More informationDigital Signal Processing
COMP ENG 4TL4: Digital Signal Processing Notes for Lecture #24 Tuesday, November 4, 2003 6.8 IIR Filter Design Properties of IIR Filters: IIR filters may be unstable Causal IIR filters with rational system
More informationFeedback design for the Buck Converter
Feedback design for the Buck Converter Portland State University Department of Electrical and Computer Engineering Portland, Oregon, USA December 30, 2009 Abstract In this paper we explore two compensation
More informationNumber Representation and Waveform Quantization
1 Number Representation and Waveform Quantization 1 Introduction This lab presents two important concepts for working with digital signals. The first section discusses how numbers are stored in memory.
More informationFPGA Resource Utilization Estimates for NI PXI-7854R. LabVIEW FPGA Version: 8.6 NI-RIO Version: 3.0 Date: 8/5/2008
FPGA Resource Utilization Estimates for NI PXI-7854R LabVIEW FPGA Version: 8.6 NI-RIO Version: 3.0 Date: 8/5/2008 Note: The numbers presented in this document are estimates. Actual resource usage for your
More informationDigital Signal Processing IIR Filter Design via Bilinear Transform
Digital Signal Processing IIR Filter Design via Bilinear Transform D. Richard Brown III D. Richard Brown III 1 / 12 Basic Procedure We assume here that we ve already decided to use an IIR filter. The basic
More informationAnalog and Digital Filter Design
Analog and Digital Filter Design by Jens Hee http://jenshee.dk October 208 Change log 28. september 208. Document started.. october 208. Figures added. 6. october 208. Bilinear transform chapter extended.
More informationSecond and Higher-Order Delta-Sigma Modulators
Second and Higher-Order Delta-Sigma Modulators MEAD March 28 Richard Schreier Richard.Schreier@analog.com ANALOG DEVICES Overview MOD2: The 2 nd -Order Modulator MOD2 from MOD NTF (predicted & actual)
More informationLaplace Transform Analysis of Signals and Systems
Laplace Transform Analysis of Signals and Systems Transfer Functions Transfer functions of CT systems can be found from analysis of Differential Equations Block Diagrams Circuit Diagrams 5/10/04 M. J.
More informationVALLIAMMAI ENGINEERING COLLEGE. SRM Nagar, Kattankulathur DEPARTMENT OF INFORMATION TECHNOLOGY. Academic Year
VALLIAMMAI ENGINEERING COLLEGE SRM Nagar, Kattankulathur- 603 203 DEPARTMENT OF INFORMATION TECHNOLOGY Academic Year 2016-2017 QUESTION BANK-ODD SEMESTER NAME OF THE SUBJECT SUBJECT CODE SEMESTER YEAR
More informationEE 508 Lecture 4. Filter Concepts/Terminology Basic Properties of Electrical Circuits
EE 58 Lecture 4 Filter Concepts/Terminology Basic Properties of Electrical Circuits Review from Last Time Filter Design Process Establish Specifications - possibly T D (s) or H D (z) - magnitude and phase
More informationMM74C912 6-Digit BCD Display Controller/Driver
6-Digit BCD Display Controller/Driver General Description The display controllers are interface elements, with memory, that drive a 6-digit, 8-segment LED display. The display controllers receive data
More informationREAL TIME DIGITAL SIGNAL PROCESSING
REAL TIME DIGITAL SIGNAL PROCESSING www.electron.frba.utn.edu.ar/dplab Digital Filters FIR and IIR. Design parameters. Implementation types. Constraints. Filters: General classification Filters: General
More informationSwitched-Capacitor Circuits David Johns and Ken Martin University of Toronto
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationEC CONTROL SYSTEM UNIT I- CONTROL SYSTEM MODELING
EC 2255 - CONTROL SYSTEM UNIT I- CONTROL SYSTEM MODELING 1. What is meant by a system? It is an arrangement of physical components related in such a manner as to form an entire unit. 2. List the two types
More informationDigital Filters Ying Sun
Digital Filters Ying Sun Digital filters Finite impulse response (FIR filter: h[n] has a finite numbers of terms. Infinite impulse response (IIR filter: h[n] has infinite numbers of terms. Causal filter:
More informationProblem Weight Score Total 100
EE 350 EXAM IV 15 December 2010 Last Name (Print): First Name (Print): ID number (Last 4 digits): Section: DO NOT TURN THIS PAGE UNTIL YOU ARE TOLD TO DO SO Problem Weight Score 1 25 2 25 3 25 4 25 Total
More informationFPGA Resource Utilization Estimates for NI crio LabVIEW FPGA Version: 8.6 NI-RIO Version: 3.0 Date: 8/5/2008
FPGA Resource Utilization Estimates for NI crio-9104 LabVIEW FPGA Version: 8.6 NI-RIO Version: 3.0 Date: 8/5/2008 Note: The numbers presented in this document are estimates. Actual resource usage for your
More informationOversampling Converters
Oversampling Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 56 Motivation Popular approach for medium-to-low speed A/D and D/A applications requiring
More informationMM74C912 6-Digit BCD Display Controller Driver MM74C917 6-Digit Hex Display Controller Driver
MM74C912 6-Digit BCD Display Controller Driver MM74C917 6-Digit Hex Display Controller Driver General Description The MM74C912 MM74C917 display controllers are interface elements with memory that drive
More informationPreserving the LTI system topology in s- to z-plane transforms
Preserving the LTI system topology in s- to z-plane transforms Vadim Zavalishin May 5, 2008 Abstract A method for preserving the LTI system topology during the application of an s- to z-plane transform
More informationSecond-order filters. EE 230 second-order filters 1
Second-order filters Second order filters: Have second order polynomials in the denominator of the transfer function, and can have zeroth-, first-, or second-order polynomials in the numerator. Use two
More informationDiscrete-Time David Johns and Ken Martin University of Toronto
Discrete-Time David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 40 Overview of Some Signal Spectra x c () t st () x s () t xn
More informationEE482: Digital Signal Processing Applications
Professor Brendan Morris, SEB 3216, brendan.morris@unlv.edu EE482: Digital Signal Processing Applications Spring 2014 TTh 14:30-15:45 CBC C222 Lecture 05 IIR Design 14/03/04 http://www.ee.unlv.edu/~b1morris/ee482/
More informationOptimum Ordering and Pole-Zero Pairing. Optimum Ordering and Pole-Zero Pairing Consider the scaled cascade structure shown below
Pole-Zero Pairing of the Cascade Form IIR Digital Filter There are many possible cascade realiations of a higher order IIR transfer function obtained by different pole-ero pairings and ordering Each one
More informationLecture 3 - Design of Digital Filters
Lecture 3 - Design of Digital Filters 3.1 Simple filters In the previous lecture we considered the polynomial fit as a case example of designing a smoothing filter. The approximation to an ideal LPF can
More informationDesign IIR Butterworth Filters Using 12 Lines of Code
db Design IIR Butterworth Filters Using 12 Lines of Code While there are plenty of canned functions to design Butterworth IIR filters [1], it s instructive and not that complicated to design them from
More informationLow Drop Voltage Regulator TLE 4295
Low Drop Voltage Regulator TLE 4295 Features Four versions: 2.6 V, 3.0 V, 3.3 V, 5.0 V tolerance ±4% Very low drop voltage Output current: 30 ma Power fail output Low quiescent current consumption Wide
More informationLow-Sensitivity, Highpass Filter Design with Parasitic Compensation
Low-Sensitivity, Highpass Filter Design with Parasitic Compensation Introduction This Application Note covers the design of a Sallen-Key highpass biquad. This design gives low component and op amp sensitivities.
More information/ (2π) X(e jω ) dω. 4. An 8 point sequence is given by x(n) = {2,2,2,2,1,1,1,1}. Compute 8 point DFT of x(n) by
Code No: RR320402 Set No. 1 III B.Tech II Semester Regular Examinations, Apr/May 2006 DIGITAL SIGNAL PROCESSING ( Common to Electronics & Communication Engineering, Electronics & Instrumentation Engineering,
More informationMM74C922 MM74C Key Encoder 20-Key Encoder
MM74C922 MM74C923 16-Key Encoder 20-Key Encoder General Description The MM74C922 and MM74C923 CMOS key encoders provide all the necessary logic to fully encode an array of SPST switches. The keyboard scan
More informationUniversity of Illinois at Chicago Spring ECE 412 Introduction to Filter Synthesis Homework #4 Solutions
Problem 1 A Butterworth lowpass filter is to be designed having the loss specifications given below. The limits of the the design specifications are shown in the brick-wall characteristic shown in Figure
More informationDynamic circuits: Frequency domain analysis
Electronic Circuits 1 Dynamic circuits: Contents Free oscillation and natural frequency Transfer functions Frequency response Bode plots 1 System behaviour: overview 2 System behaviour : review solution
More informationRecursive, Infinite Impulse Response (IIR) Digital Filters:
Recursive, Infinite Impulse Response (IIR) Digital Filters: Filters defined by Laplace Domain transfer functions (analog devices) can be easily converted to Z domain transfer functions (digital, sampled
More informationEE 313 Linear Signals & Systems (Fall 2018) Solution Set for Homework #7 on Infinite Impulse Response (IIR) Filters CORRECTED
EE 33 Linear Signals & Systems (Fall 208) Solution Set for Homework #7 on Infinite Impulse Response (IIR) Filters CORRECTED By: Mr. Houshang Salimian and Prof. Brian L. Evans Prolog for the Solution Set.
More informationStart with the transfer function for a second-order high-pass. s 2. ω o. Q P s + ω2 o. = G o V i
aaac3xicbzfna9taeizxatkk7kec9tilqck4jbg5fjpca4ew0kmpdsrxwhlvxokl7titrirg69lr67s/robll64wmkna5jenndmvjstzyib9pfjntva/vzu6dzsnhj5/sdfefxhmvawzjpotsxeiliemxiucjpogkkybit3x5atow5w8xfugs5qmksecubqo7krlsfhkzsagxr4jne8wehaaxjqy4qq2svvl5el5qai2v9hy5tnxwb0om8igbiqfhhqhkoulcfs2zczhp26lwm7ph/hehffsbu90syo3hcmwvyxpawjtfbjpkm/wlbnximooweuygmsivnygqlpcmywvfppvrewjl3yqxti9gr6e2kgqbgrnlizqyuf2btqd/vgmo8cms4dllesrrdopz4ahyqjf7c66bovhzqznm9l89tqb2smixsxzk3tsdtnat4iaxnkk5bfcbn6iphqywpvxwtypgvnhtsvux234v77/ncudz9leyj84wplgvm7hrmk4ofi7ynw8edpwl7zt62o9klz8kl0idd8pqckq9krmaekz/kt7plbluf3a/un/d7ko6bc0zshbujz6huqq
More informationSpeaker: Arthur Williams Chief Scientist Telebyte Inc. Thursday November 20 th 2008 INTRODUCTION TO ACTIVE AND PASSIVE ANALOG
INTRODUCTION TO ACTIVE AND PASSIVE ANALOG FILTER DESIGN INCLUDING SOME INTERESTING AND UNIQUE CONFIGURATIONS Speaker: Arthur Williams Chief Scientist Telebyte Inc. Thursday November 20 th 2008 TOPICS Introduction
More informationSymbolic Dynamics of Digital Signal Processing Systems
Symbolic Dynamics of Digital Signal Processing Systems Dr. Bingo Wing-Kuen Ling School of Engineering, University of Lincoln. Brayford Pool, Lincoln, Lincolnshire, LN6 7TS, United Kingdom. Email: wling@lincoln.ac.uk
More informationLow Drop Voltage Regulator TLE 4296
Low Drop Voltage Regulator TLE 4296 Features Three versions: 3.0 V, 3.3 V, 5.0 V Output voltage tolerance ±4% Very low drop voltage Output current: 30 ma Inhibit input Low quiescent current consumption
More informationActive Filter Design by Carsten Kristiansen Napier University. November 2004
by Carsten Kristiansen November 2004 Title page Author: Carsten Kristiansen. Napier No: 0400772. Assignment partner: Benjamin Grydehoej. Assignment title:. Education: Electronic and Computer Engineering.
More informationOPERATIONAL AMPLIFIER APPLICATIONS
OPERATIONAL AMPLIFIER APPLICATIONS 2.1 The Ideal Op Amp (Chapter 2.1) Amplifier Applications 2.2 The Inverting Configuration (Chapter 2.2) 2.3 The Non-inverting Configuration (Chapter 2.3) 2.4 Difference
More informationLOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648
The SN74LS247 is a BCD-to-Seven-Segment Decoder/Drivers. The LS247 composes the and with the tails. The LS247 has active-low outputs for direct drive of indicators. The LS247 features a lamp test input
More informationMM74C85 4-Bit Magnitude Comparator
4-Bit Magnitude Comparator General Description The MM74C85 is a four-bit magnitude comparator which will perform comparison of straight binary or BCD codes. The circuit consists of eight comparing inputs
More informationRoll No. :... Invigilator s Signature :.. CS/B.Tech (EE-N)/SEM-6/EC-611/ DIGITAL SIGNAL PROCESSING. Time Allotted : 3 Hours Full Marks : 70
Name : Roll No. :.... Invigilator s Signature :.. CS/B.Tech (EE-N)/SEM-6/EC-611/2011 2011 DIGITAL SIGNAL PROCESSING Time Allotted : 3 Hours Full Marks : 70 The figures in the margin indicate full marks.
More informationOther types of errors due to using a finite no. of bits: Round- off error due to rounding of products
ECE 8440 Unit 12 More on finite precision representa.ons (See sec.on 6.7) Already covered: quan.za.on error due to conver.ng an analog signal to a digital signal. 1 Other types of errors due to using a
More informationLow Drop Voltage Regulator TLE
Low Drop Voltage Regulator TLE 4296-2 Features Two versions: 3.3 V, 5.0 V Output voltage tolerance ±4% Very low drop voltage Output current: 30 ma Inhibit input Low quiescent current consumption Wide operation
More informationNPTEL Online Course: Control Engineering
NPTEL Online Course: Control Engineering Ramkrishna Pasumarthy Assignment-11 : s 1. Consider a system described by state space model [ ] [ 0 1 1 x + u 5 1 2] y = [ 1 2 ] x What is the transfer function
More informationUNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) IN BIOMEDICAL ENGINEERING SEMESTER 1 EXAMINATION 2017/2018 ADVANCED BIOMECHATRONIC SYSTEMS
ENG0016 UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) IN BIOMEDICAL ENGINEERING SEMESTER 1 EXAMINATION 2017/2018 ADVANCED BIOMECHATRONIC SYSTEMS MODULE NO: BME6003 Date: Friday 19 January 2018
More informationLecture 7 Discrete Systems
Lecture 7 Discrete Systems EE 52: Instrumentation and Measurements Lecture Notes Update on November, 29 Aly El-Osery, Electrical Engineering Dept., New Mexico Tech 7. Contents The z-transform 2 Linear
More informationIT DIGITAL SIGNAL PROCESSING (2013 regulation) UNIT-1 SIGNALS AND SYSTEMS PART-A
DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING IT6502 - DIGITAL SIGNAL PROCESSING (2013 regulation) UNIT-1 SIGNALS AND SYSTEMS PART-A 1. What is a continuous and discrete time signal? Continuous
More informationPart 4: IIR Filters Optimization Approach. Tutorial ISCAS 2007
Part 4: IIR Filters Optimization Approach Tutorial ISCAS 2007 Copyright 2007 Andreas Antoniou Victoria, BC, Canada Email: aantoniou@ieee.org July 24, 2007 Frame # 1 Slide # 1 A. Antoniou Part4: IIR Filters
More informationEE 521: Instrumentation and Measurements
Aly El-Osery Electrical Engineering Department, New Mexico Tech Socorro, New Mexico, USA November 1, 2009 1 / 27 1 The z-transform 2 Linear Time-Invariant System 3 Filter Design IIR Filters FIR Filters
More information8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).
Rev. 04 12 January 2005 Product data sheet 1. General description 2. Features The is an with three address inputs (0 to 2), an active LOW enable input (E), eight independent inputs/outputs (Y0 to Y7) and
More informationContinuous Mass Measurement in Checkweighers and Conveyor Belt Scales
Continuous Mass Measurement in Checkweighers and Conveyor Belt Scales Takanori YAMAZAKI*, Yoshiharu SAKURAI**, Hideo OHNISHI*** Masaaki KOBAYASHI***, Shigeru KUROSU** *Tokyo Metropolitan College of Technology,
More informationLet H(z) = P(z)/Q(z) be the system function of a rational form. Let us represent both P(z) and Q(z) as polynomials of z (not z -1 )
Review: Poles and Zeros of Fractional Form Let H() = P()/Q() be the system function of a rational form. Let us represent both P() and Q() as polynomials of (not - ) Then Poles: the roots of Q()=0 Zeros:
More informationChapter 7. Digital Control Systems
Chapter 7 Digital Control Systems 1 1 Introduction In this chapter, we introduce analysis and design of stability, steady-state error, and transient response for computer-controlled systems. Transfer functions,
More informationNumbering Systems. Computational Platforms. Scaling and Round-off Noise. Special Purpose. here that is dedicated architecture
Computational Platforms Numbering Systems Basic Building Blocks Scaling and Round-off Noise Computational Platforms Viktor Öwall viktor.owall@eit.lth.seowall@eit lth Standard Processors or Special Purpose
More informationMC Bit Magnitude Comparator
Bit Magnitude Comparator The MC0 is a high speed expandable bit comparator for comparing the magnitude of two binary words. Two outputs are provided: and. A = B can be obtained by NORing the two outputs
More informationQuestion Bank. UNIT 1 Part-A
FATIMA MICHAEL COLLEGE OF ENGINEERING & TECHNOLOGY Senkottai Village, Madurai Sivagangai Main Road, Madurai -625 020 An ISO 9001:2008 Certified Institution Question Bank DEPARTMENT OF ELECTRONICS AND COMMUNICATION
More informationCMPT 889: Lecture 3 Fundamentals of Digital Audio, Discrete-Time Signals
CMPT 889: Lecture 3 Fundamentals of Digital Audio, Discrete-Time Signals Tamara Smyth, tamaras@cs.sfu.ca School of Computing Science, Simon Fraser University October 6, 2005 1 Sound Sound waves are longitudinal
More informationHomework Assignment 11
Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors
More informationWhat Every Programmer Should Know About Floating-Point Arithmetic DRAFT. Last updated: November 3, Abstract
What Every Programmer Should Know About Floating-Point Arithmetic Last updated: November 3, 2014 Abstract The article provides simple answers to the common recurring questions of novice programmers about
More informationCh. 7: Z-transform Reading
c J. Fessler, June 9, 3, 6:3 (student version) 7. Ch. 7: Z-transform Definition Properties linearity / superposition time shift convolution: y[n] =h[n] x[n] Y (z) =H(z) X(z) Inverse z-transform by coefficient
More informationSERIALLY PROGRAMMABLE CLOCK SOURCE. Features
DATASHEET ICS307-03 Description The ICS307-03 is a dynamic, serially programmable clock source which is flexible and takes up minimal board space. Output frequencies are programmed via a 3-wire SPI port.
More informationPoles and Zeros in z-plane
M58 Mixed Signal Processors page of 6 Poles and Zeros in z-plane z-plane Response of discrete-time system (i.e. digital filter at a particular frequency ω is determined by the distance between its poles
More information8.1.6 Quadratic pole response: resonance
8.1.6 Quadratic pole response: resonance Example G(s)= v (s) v 1 (s) = 1 1+s L R + s LC L + Second-order denominator, of the form 1+a 1 s + a s v 1 (s) + C R Two-pole low-pass filter example v (s) with
More informationDSP First. Laboratory Exercise #10. The z, n, and ˆω Domains
DSP First Laboratory Exercise #10 The z, n, and ˆω Domains 1 Objective The objective for this lab is to build an intuitive understanding of the relationship between the location of poles and zeros in the
More informationLOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648
The SN74LS247 is a BCD-to-Seven-Segment Decoder/Drivers. The LS247 composes the and with the tails. The LS247 has active-low outputs for direct drive of indicators. The LS247 features a lamp test input
More informationENGN3227 Analogue Electronics. Problem Sets V1.0. Dr. Salman Durrani
ENGN3227 Analogue Electronics Problem Sets V1.0 Dr. Salman Durrani November 2006 Copyright c 2006 by Salman Durrani. Problem Set List 1. Op-amp Circuits 2. Differential Amplifiers 3. Comparator Circuits
More informationLecture 8 - IIR Filters (II)
Lecture 8 - IIR Filters (II) James Barnes (James.Barnes@colostate.edu) Spring 2009 Colorado State University Dept of Electrical and Computer Engineering ECE423 1 / 27 Lecture 8 Outline Introduction Digital
More informationVID3: Sampling and Quantization
Video Transmission VID3: Sampling and Quantization By Prof. Gregory D. Durgin copyright 2009 all rights reserved Claude E. Shannon (1916-2001) Mathematician and Electrical Engineer Worked for Bell Labs
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 3: Sample and Hold Circuits Switched Capacitor Circuits Circuits and Systems Sampling Signal Processing Sample and Hold Analogue Circuits Switched Capacitor
More informationE : Lecture 1 Introduction
E85.2607: Lecture 1 Introduction 1 Administrivia 2 DSP review 3 Fun with Matlab E85.2607: Lecture 1 Introduction 2010-01-21 1 / 24 Course overview Advanced Digital Signal Theory Design, analysis, and implementation
More informationDIGITAL SIGNAL PROCESSING. Chapter 6 IIR Filter Design
DIGITAL SIGNAL PROCESSING Chapter 6 IIR Filter Design OER Digital Signal Processing by Dr. Norizam Sulaiman work is under licensed Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International
More information