A Unified Reversible Design of Binary and Binary Coded Decimal Adder / Subtractor
|
|
- Ilene Gibson
- 6 years ago
- Views:
Transcription
1 International Journal of Applied Engineering Research ISSN Volume 9, Number 22 (2014) pp Research India Publications A Unified Reversible Design of Binary and Binary Coded Decimal Adder / Subtractor 1 Praveena. Mand 2 Dr. Thanushkodi.K 1 Research Scholar, Anna University, Tamilnadu, India praveeias@yahoo. com 2 Director, Akshaya College of Engineering & Technology, Coimbatore, Tamilnadu, India samayamurali@gmail. com Abstract Reversible logic is one of the emerging research areas that have gained greater momentum due to the ability to produce zero power dissipation under ideal conditions. This aspect of reversible logic circuits has found its application in various disciplines like quantum computing, nanotechnology, optical technology and low power CMOS designs. This paper presents a novel reversible logic implementation of unified Binary and BCD adder/subtractor and this single circuit proposed can perform four operations namely Binary addition, Binary subtraction, BCD addition and BCD subtraction based on the input given to the circuit. The circuit is compared with different BCD adder/subtractor circuits in terms of gate count, constant inputs, garbage outputs and delay. Keywords-Reversible logic, Quantum computing, Nanotechnology, Garbage output and Constant input. 1. INTRODUCTION The highgrowth of integration of present day ICs increases power density enormously. This inturn poses serious threats in terms of heat generation and much care has to be taken to dissipate this heat. According to Landauer[1, 2], the energy dissipation of KTln2 joules occurs for every bit of information where K is Boltzmann s constant of J/K and T is the absolute temperature of the environment. Inthis context reversible logics emerge which have almost zero energy dissipation [3]. A reversible circuit is one which does not lose any information when compared with the irreversible logic circuit or conventional combinational logic Paper Code: IJAER
2 17182 Praveena. M and Dr. Thanushkodi. K circuits. In other words irreversible circuit can be converted to reversible by saving all the information which it would discard otherwise. Therefore the attention towards reversible concept has reached greater heights in recent years especially in areas of quantum computing. In computer systems, the most common numbering system that is followed isbinary numbers. However there are computers that use decimal numbering system rather than binary number system. Such systems have found its importance in commercial, financial and internet based applications. Although binary arithmetic is used in wide variety of applications there is always an assumption that decimal arithmetic is better for the financial applications. Recognizing the decimal arithmetic, the specifications of decimal floating point arithmetic is added in the draft revisionof IEEE P754 [4]. Moreover floating point numbers are represented with desired precision in decimal format rather than binary representations[5]. Inspite of its high level of accuracy the decimal arithmetic is 100 to 1000 times slower than binary arithmetic. These pros and cons have urged the hardware designers to add decimal and binary arithmetic unit in CPU to perform arithmetic calculations. At present there are number of reversible architectures which performs a single function i. e. BCD addition[6, 7, 8, 9, 10], BCD subtraction [11], Binary addition[12] and Binary subtraction[13] and there are architectures which perform two functions i. e. BCD addition /subtraction[14, 15, 16, 17] whereas our proposed design performs four different operations in a single circuit. Thereforea narrative design for unified binary and BCD addition/ subtraction is proposed in this paper. 2. Prior Works There are several research works attempted for BCD addition and subtraction. In [14]design on BCD adder / subtractor used 9's complement circuit and reversible BCD full adder. However the circuit is prone to error when subtrahend is greater than the minuend. To realize the correct decimal output, the actual output has to be again 9's complemented which is realized at the last stage and this produces incorrect values in case of addition operation. In [15] design of BCD adder/subtractor using reversible logic used Nines Complement Gate (NCG) for nines complement conversion of the subtrahend. The advantage of [15]design is that it produces no garbage output and requires no constant input. In addition a novel BSCL gate is proposed for decimal correction. Though the BCD adder/subtractor proposed by [15] require minimum number of gates and produces no garbage output it suffers from the drawback that an extension for n bit addition/subtraction is not possible. Particularlyfor n>4 with carry=1, the BSCL gate adds1 to both the 4 bit numbers and produces error at the output. In a design of unified architecture for BCD addition/subtraction [16] used FG to realize nines complement of binary input and HNG to realize 4 bit addition operation. The complementer circuit is designed using 4 FG. The addition/subtraction output of the inputs are realized using reversible 2:1 multiplexers constructed using TKS gates. The novelty of the design is that it can be extended for n digit decimal addition/subtraction with ease.
3 A Unified Reversible Design of Binary and Binary Coded Decimal In [17] design for BCD addition/subtraction the NCG gate is used to obtain nines complement of the subtrahend. The advantage of this design is that it is optimized interms of all the parameters and can be extended to n bit BCD addition /subtraction. Therefore though there are different architectures for addition and subtraction there arises a urge for a unified architecture of binary and BCD addition/subtraction in ALU s which is attempted in this paper. 3. BACKGROUND OF REVERSIBLE LOGIC GATES USED IN THE PROPOSED DESIGN The logic representation and operation of the reversible gates used in proposed arithmetic units are briefed as follows Proposed Design of theptm Gate The 3 3 reversible PTM gate as in Figure 1(a) is used for generating carry and sign bit of the output [18]. The third input (C) of PTM gate is kept constant as 1 and 0. The gate produces 2 garbage outputs along with the result. The quantum circuitof the PTM gate is implemented using 2x2 quantum gates as shown in Figure1(b) and it is found that the quantum cost of PTM gate is 11. (a) (b) Figure 1 PTM gate (a) Logic diagram (b) Quantum circuit HN Gate The HN gate is a 4 * 4 reversible gate [19] used to realize three bit addition. The gate width of HN gate is found to be 4. The gate requires one constant input, 2 garbage outputs and thus has a quantum cost of 6.
4 17184 Praveena. M and Dr. Thanushkodi. K BVF gate and FG The 4*4 BVFgate [20] is used in the design of 16 * 16 copying circuit to be used in the proposed binary/bcd adder/subtractor. Quantum implementation of BVF gate is shown in Figure 2. (a) (b) Figure 2 BVF gate (a) Logic diagram(b) Quantum implementation The function of FGis the same function as that of BVF gate except that it has a single XOR gate. It is seen from Figure 2 that the quantum cost of BVF gate is R-Comp Gate and R-o/p Gate The logic representation and quantum diagram of R-comp and R-o/p gates [21] used in binary comparator are shown in Figure 3 and Figure 4 respectively. (a)
5 A Unified Reversible Design of Binary and Binary Coded Decimal (b) Figure 3 R-Comp gate (a) Logic representation (b) Quantum implementation (a) (b) Figure 4 R-o/p gate (a) Logic representation (b) Quantum diagram Logic representation and quantum diagram of TR gate used in R-comp and R- o/p is shown in Figure 5. (a)
6 17186 Praveena. M and Dr. Thanushkodi. K (b) Figure 5 TR gate (a) Logic diagram (b) Quantum representation SCL gate The SCL gate [22] is used for the detection of overflow of output. SCL gate produces a logic 1 if the output exceeds 9 and vice versa. Quantum representation of SCL gate is shown in Figure 6. Note that from Figure 6 the quantum cost of SCL is 7. (a) (b) Figure 6 SCL gate (a) Logic diagram (b) Quantum representation 4. PROPOSED ARCHITECTURE The proposed architecture for binary and BCD addition/subtraction consists of copying circuit, binary comparator, reversible multiplexer,two s complement circuit, 4 bit reversible adder, BCD detection & correction circuit and FG&PTM gates and is shown in Figure 7.
7 A Unified Reversible Design of Binary and Binary Coded Decimal Figure 7 Proposed binary/bcd adder/subtractor A brief description of the blocks used in the proposed architecture are as follows.
8 17188 Praveena. M and Dr. Thanushkodi. K Copying Circuit The proposed binary/decimal adder/subtractor consists of two copying circuits. The proposed copying circuit-1 is designed using 4*4 BVF gateand consists of 8 BVF gates to produce 3 copies of inputs A & B as shown in Figure 8. 2 copies of A and B are given as input to two multiplexers and the third copy is given as an input to reversible comparator. Figure 8 Copying circuit-1 In the next design i. e copying circuit-2 shown in Figure 9[23], two BVF gates and one FG gate are used. This circuit is used for duplicating 4 bit adder output and for copying the carry bit of the adder.
9 A Unified Reversible Design of Binary and Binary Coded Decimal Figure 9 Copying circuit Binary comparator The binary comparator [21]used in the proposed binary/bcd adder/subtractorfor comparing two binary inputs uses three R-Comp gates and one R-o/p gate and is shown in Figure 10. For the case of 4 bit inputs A (a 3 a 2 a 1 a 0 ) and B (b 3 b 2 b 1 b 0 ), the first stage comparator does comparison of two consecutive bits using a pair of R-Comp gates. The output of the R-Comp gates is fed to another R-Comp gate at the second stage. The output of the second stage R-comp gate is fed to reversible R-op gate to produce the final result. The output of R-op gate will be 010 for a>b, 001 for a<b and 100 for a=b. Since the quantum cost of R-comp gate is 18 and reversible output circuitry is 9, the 4 bit binary comparator has a quantum cost of 63 (3*18+9).
10 17190 Praveena. M and Dr. Thanushkodi. K Figure 10 Binary comparator BCD Detection and Correction Circuit BCD detection and correction circuit used in the proposed binary/bcd adder/subtractor design consists of SCL gate, FG gate, Peres gate and HNG [19] and is shown in Figure 11. SCL gate is used for the detection of overflow and FG, PG and HNG are used to convert the output to equivalent decimal based on the control signal from SCL gate. Figure 11 BCD detection and correction circuit
11 A Unified Reversible Design of Binary and Binary Coded Decimal Since the quantum cost of FG, PG and HNG are 1, 4 and 6 respectively, the quantum cost of BCD detection and correction circuit counts to Proposed ReversibleTwo s Complement Circuit The two s complement circuit used in the proposed design for binary & BCD addition/subtraction uses a 4 bit reversible adder, designed using HNG. The architecture of two s complement circuit is shown in Figure 12. Since subtraction operation is similar to adding two s complement of subtrahend with the other input, two s complement circuit is used to convert the binary bits of subtrahend to equivalent 2s complement form. To achieve this, two s complement circuit uses a NOT gate and a reversible adder. NOT gate is used to find ones complement of the input and reversible adder is used to add one to the NOT gate output to generate equivalent two s complement value. Since the quantum cost of NOT gate is 1 and HNG is 6, the quantum costoftwo s complement circuit counts to 28 (4*6+4). Figure 12 Two s complement circuit Reversible Multiplexer The proposed design uses four 2:1 reversible multiplexers constructed using FR gate [23]. FR gate is a 3*3 reversible gate used to perform AND and OR operations and in the construction of multiplexer. The AND-OR logic and the multiplexed output are obtained at R and at Q pins respectively Principle of Operation The design uses two s complement method [24] for both binary and BCD subtraction. The main criterion to be noted is that the magnitude of subtrahend must be always smaller than the minuend. To satisfy this criterion the inputs A and B are passed through a 4 bit binary comparator block [21] to find whether A> B or A<B or A=B. The comparator output is used as the select signal for the multiplexers. The output of
12 17192 Praveena. M and Dr. Thanushkodi. K multiplexers will be such that the magnitude of minuend(reversible multiplexer 1 output) is greater than the subtrahend (reversible multiplexer 2 output). Table 1 shows the outputs of two reversible multiplexers based on the control input from comparator. Table 1 Output of reversible multiplexers Condition Output of Reversible Multiplexer1 Output of Reversible Multiplexer2 A>B (010) A B A<B (001) B A A=B (100) B B The output of the reversible multiplexer-2 is passed through a two s complement circuit controlled by Add/Sub output of FG. For addition operation, Add/Sub is equal to zero and the bits at the reversible multiplexer-2 output will be passed as such to the reversible adder. In case of subtraction operation, Add/Sub is equal to one and the bits at the reversible multiplexer-2 output will be two s complemented and passed to the reversible adder. The other input to the reversible adder is the output from reversible multiplexer-1. The output of the reversible adder is fed to copying circuit-2 to produce two copies. One of the outputs of copying circuit-2 is fed to a BCD detection and correction circuit to produce the decimal equivalent. The output of BCD detection and correction circuit and other output of copying circuit-2 are passed through reversible multiplexer-3. The control signal for the reversible multiplexer-3 is a BIN/BCD input. Based on the BIN/BCD input either the binary or decimal equivalent of reversible adder output will be passed out. PTM gates are used to generate the carry output. The input to one of the PTM gate is the output of BCD detection/correction circuit and Add/Sub control input, and for the second PTM gate the inputs are copying circuit output and Add/Sub control signal. To detect sign bit, a separate PTM gate is used whose input is the output of binary comparator and Add/Sub bit. The illustration of the above approach is shown through following example. A (22) : B(19) : Output of 8 bit Binary comparator 1: : 010 Output of Reversible Multiplexer 1 : Output of Reversible Multiplexer 2 : Add/Sub, Bin/BCD :1, 1 Output of 4 bit Binary comparator 2 : 001 A : Two s complement of B : : Output of BCD detectionand correction circuit : Final output :
13 A Unified Reversible Design of Binary and Binary Coded Decimal The above example results reveal that the proposed binary/bcd adder/subtractor can be extended for higher bitwidth addition/subtractionwith ease. The algorithm for the proposed binary and BCD adder/ subtractor for n = 4 is given below Let A = (A 3, A 2, A 1, A 0 ) and B = (B 3, B 2, B 1, B 0 ) be the two inputs. ControlInput bits: Add/Sub, Bin/BCD Carry bits: C, C in andc out Output bits: I(I 3, I 2, I 1, I 0 )-Intermediate output S(S 3, S 2, S 1, S 0 )and D(D 3, D 2, D 1, D 0 )-Final outputs Step 1: Compare A and B. If B is greater than A swap A and B. Step 2: If Add/Sub = 0 then B 4 B 3 B 2 B 1 = B 4 B 3 B 2 B 1 Else B 4 B 3 B 2 B 1 = ( ) + 1 Step 3:Addition of inputs A and B For (i = 1 to 4) { S i =(A i XOR B i XOR C i-1 ) C i = (A i XOR B i ) C i-1 XOR A i B i i = i + 1 } Step 4: Carry bit computation using PTM gate If Add/Sub = 0 and C 4 = 1 then C out = 1 Else if Add/Sub = 0 and C 4 = 0 then C out = 0 Elseif Add/sub = 1 and C 4 = 0 then C out = 0 Else Add/sub = 1 and C 4 = 1 then C out = 0 Step 5: BCD overflow detection and correction If I (I 3, I 2, I 1, I 0 )>1001then S (S 3, S 2, S 1, S 0 ) = (I 3, I 2, I 1, I 0 ) Else S (S 3, S 2, S 1, S 0 ) = I (I 3, I 2, I 1, I 0 ) Step 6: Sign bit computation IfAdd/Sub = 0 and R = 0 then S = 0 Else if Add/Sub = 0 and R = 1 then S = 0 Else if
14 17194 Praveena. M and Dr. Thanushkodi. K Add/Sub = 1 and R = 0 then S = 0 Else Add/Sub = 1 and R = 1 then S = 1 End 5. RESULTS AND DISCUSSION The proposed reversible binary and BCD adder/subtractor is designed using structuralvhdl to produce gate level netlist and synthesized using Xilinx software. Experimental evaluation of the proposed binary and BCD adder/subtractor design is done in terms of no. of reversible gates, no. of constant inputs, no. of garbage output and quantum costand are shown in Table 2. Note that from Table 2 that all the blocks used in the proposed design has constant inputs except reversible multiplexers.the total count of constant inputs of the proposed design is found to be 53 with copying circuit-1 contributing 30%. Also note that the garbage output of the proposed design is 55 with binary comparatorcontributing a maximum of 32. 7%., whereas copying circuit-1, copying circuit-2 and FG do not produce any garbage outputs. Quantum cost defined as the number of primitive reversible gates needed for the reversible circuit design, of the proposed design is found to be 270. Table 2 Analysis of proposed binary and BCD adder/subtractor Parameters Gate count Constant input Garbage output Quantum Cost Blocks Binary comparator Reversible Multiplexer1, 2, Copying Circuit Copying Circuit Two s complement circuit bit reversible adder BCD detection and correction circuit PTM and FG (3+4) (3+3) (6+0) (33+4) Total The quantum cost of reversible multiplexer is 75 and it is a significant contributor contributing about 30% of the total. An evaluation of proposed reversible binary and BCD adder/subtractor against several state-of-the-art approaches, whose design structure represent similar topologies and circuits targeted for binary and decimal arithmetic is done. Evaluation results in terms of gate count, number of constant inputs, number of garbage outputs and delay are shown in Table 3. In calculating no.ofconstant inputs and no. of garbage outputs, the constant inputs and garbage outputs of individual gates are found
15 A Unified Reversible Design of Binary and Binary Coded Decimal and added to find the garbage outputs and constant inputs of the design. Similarly to calculate delay, the delay of gates in the critical path are estimated and summed to give worst case delay of the entire design. Using the above approach, the delay of the proposed binary/bcd adder/subtractor is calculated asfollows. (Symbol represents unit delay). Total delay = 2 BVF + 15 (TR and FG) + FG + 4 FRG + 5 (HNG and NOT) + 4 HNG + BVF + 4 (SCL, Peres, HNG and FG)+ PTM+ 5 FRG =42 gate delays (assuming each gate has equal unitdelay). Table 3 Analysis of gate count, garbage output, constant input and delay of proposed binary/bcd adder/subtractor and previous reversible designs Reversible Designs Gate Garbage Constant Delay Applicability Count Output Input [21] n bit BCD addition and subtraction [22] only 4 bit BCD addition and subtraction [23] n bit BCD addition and subtraction. Produce error at the output. [24] n bit BCD addition and subtraction Proposed binary and n bit binaryand BCD BCD addition and adder/subtractor subtraction A plot of delay per unit gate count of the proposed and approaches used for comparison is shown in Figure 13.
16 17196 Praveena. M and Dr. Thanushkodi. K Delay/gate count Rajmohan et al(2011) Rashmi et al(2011) Mohammadi et al (2009) Proposed BCD adder/subtractor 0 Reversible design Proposed binary and BCD adder/subtractor Figure 13 Plot of delay per gate count of proposed binary/bcd adder/subtractor and previous appraoches It is seen from Figure 13 that the delay perunit gate count of the proposed binary/bcd adder/subtractor is significantly low compared to approaches used for comparison. This reveals that the proposed architecture optimizes delay and area significantly better. 6. CONCLUSION In this paper a novel design for unified binary and BCD adder-subtractor using reversible logic is proposed. The proposed approach uses efficient reversible 4 bit adder and BCD detection and correction circuit to realize the logic. Experimental evaluations using simulations revealed the proposed approach is able to incorporate four different logics within the same circuit and able to operate with minimal delay per total gate count. This inturn reveals the suitability of proposed approach for low power high speed quantum applications. As a further work the carry look-ahead logic can be implemented in the reversible addition stages to optimize delay further with a little expense in area. Moreover in future this architecture can stand as a base for developing reversible arithmetic and logic unit (ALU) by optimizing all the comparative parameters.
17 A Unified Reversible Design of Binary and Binary Coded Decimal References [1] Keyes, R., andlandauer, R., 1970, Minimal energy dissipation in logic, IBM J. Res. Dev., 14, pp [2] Landauer, R., 1961, Irreversibility and heat generation in the computational process, IBM J. Res. Dev., 5, pp [3] Bennett, C. H., 1973, Logical reversibility of computation, IBMJ. Res. Dev., 17, pp [4] IEEE standard for floating-point arithmetic IEEE Sc. Oct at http: //754 r. Ucbtest. org/drafts/754r. pdf. [5] Hayes, J. P., 1998, Computer Architecture and Organization, Third ed., Mcgraw-Hill. [6] Thapliyal, H., and Ranganathan, N., 2011, A new reversible design of BCD adder, Pro. of Design Automation and Test in Europe(DATE), France, pp [7] Biswas, A. K., Hasan, M. M., Chowdhury, A. R., and HasanBabu, H. M., 2008, Efficient approaches for designing reversible BinaryCoded Decimal adders, MicroelectronicsJournal, 39(12), pp [8] Thomsen, M., and Gluck, R., 2008, Optimized reversible binary-coded decimal adders, J. Syst. Architecture, 54(7), pp [9] James. R. K., Shahana. T. K., Jacob. K. P.,andSasi. S., 2007, A New Look at ReversibleLogicImplementation of DecimalAdder, System on Chip, InternationalSymposiumonSystem on Chip Tampere, Finland, pp [10] HaghparastMajid, andnavikeivan, 2008, A Novel reversible BCD adderfornanotechnology based systems, Am. J. Applied Sci., 5(3), pp [11] Thapliyal, H., Arabnia, H. R., andsrinivas, M. B., 2009, Efficient reversible logicdesignof BCD subtractors, Springer Transactions on Computational SciencesJournal, 3, LNCS 5300, pp [12] Thapliyal, H., and Ranganathan, N., 2013, Design of efficient reversible logic based binary and BCD adder circuits, ACM Journal of Emerging Technologies incomputing systems, 9(3), pp [13] Thapliyal, H., and Ranganathan, N., 2009, Design of efficient reversible binary subtractorsbased on a new reversible gate, Proc. of the International Symposium on VLSI, Tampa, pp [14] Mohammadi, M., Haghparast, M., Eshghi, M., and Navi, K., 2009, Minimizationoptimization of reversible bcd-fulladder/subtractor using genetic algorithm and don t care concept, International J. QuantumInformation, 7(5), pp [15] Rashmi, S. B., Praveen, B., and Tilak B. G., 2011, Design of optimized reversiblebcd adder/subtractor, InternationalJournal of Engineering and Technology, 3(3), pp [16] Rajmohan, V., Renganathan, V., and Rajmohan, M., 2011, A Novel reversible designof unified single digit BCD Adder-Subtractor, International Journal of computer theory and Engineering, 3(5), pp [17] Praveena, M., andthanushkodi, K., Anefficient reversible design of BCDadder
18 17198 Praveena. M and Dr. Thanushkodi. K subtractor and carry skip adder-subtractor,. Submitted for Review to JournalofCircuits, Sytems and Computers, World Scientific Publishers. [18] Praveena, M., andthanushkodi, K., 2012, A Novel design of Reversible BCD adderwithreduceddelay, European Journal of Scientific Research, 83(2), pp [19] Haghparast, M., Jassbi, S. J., Navi, K., Hashemipour. O., 2008, Design of a novel reversible multiplier circuit using HNG gate in nanotechnology, WorldApplied Sci. J, 3, pp [20] Bhagyalakshmi, H. R., and Venkatesha, M. K., 2010, An improved design of a multiplier using reversible logic gates, International journal of Engineering ScienceandTechnology, 2(8), pp [21] Thapliyal, H., Ranganathan, N., and Ferreira. R., 2010, Design of a comparator treebased on reversible logic, Proc. 10 th IEEE International Conference on Nanotechnology, Korea, pp [22] Bhagyalakshmi, H. R., and Venkatesha, M. K., 2010, Optimized reversible BCD adderusing new reversible logic gates, Journal ofcomputing, 2(2), pp [23] Noor Muhammad Nayeem, LafifaJamal, and Hafiz Md. HasanBabu, 2009, Efficient reversible Montgomery multiplier and its application to hardware cryptography, J. Computer Sci, 5(1), pp [24] Anshul Singh, Aman Gupta, SreehariVeeramachaneni, andsrinivas, M. B., 2009, Ahigh performance unified BCD and binary Adder/Subtractor, Proc. IEEEComputer Society Annual Symposium on VLSI, Florida, pp
DESIGN OF OPTIMAL CARRY SKIP ADDER AND CARRY SKIP BCD ADDER USING REVERSIBLE LOGIC GATES
Journal of Computer Science 10 (5): 723-728, 2014 ISSN: 1549-3636 2014 doi:10.3844/jcssp.2014.723.728 Published Online 10 (5) 2014 (http://www.thescipub.com/jcs.toc) DESIGN OF OPTIMAL CARRY SKIP ADDER
More informationDesign of High-speed low power Reversible Logic BCD Adder Using HNG gate
Design of High-speed low power Reversible Logic Using HNG gate A.Nageswararao Dept.of ECE, RMK engineering college Anna University, India naga.alvaru@gmail.com Prof.D.Rukmani Devi Dept.of ECE, RMK engineering
More informationOptimized design of BCD adder and Carry skip BCD adder using reversible logic gates
Optimized design of BCD adder and Carry skip BCD adder using reversible logic gates H R Bhagyalakshmi E&C Department BMS College of Engineering, Bangalore, Karnataka, India M K Venkatesha E&C Department
More informationA Novel Nanometric Reversible Four-bit Signed-magnitude Adder/Subtractor. Soudebeh Boroumand
A Novel Nanometric Reversible Four-bit Signed-magnitude Adder/Subtractor Soudebeh Boroumand Department of Computer Engineering, Tabriz Branch, Islamic Azad University, Tabriz, Iran sb.boroumand@gmail.com
More informationAn Optimized BCD Adder Using Reversible Logic Gates
Vol.2, Issue.6, Nov-Dec. 2012 pp-4527-4531 ISSN: 2249-6645 An Optimized BCD Adder Using Reversible Logic Gates K.Rajesh 1, D A Tatajee 2 1, 2 Department of ECE, A I E T, Visakhapatnam, India, ABSTRACT:
More informationHigh Speed Time Efficient Reversible ALU Based Logic Gate Structure on Vertex Family
International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 11, Issue 04 (April 2015), PP.72-77 High Speed Time Efficient Reversible ALU Based
More informationAnalysis of Multiplier Circuit Using Reversible Logic
IJIRST International Journal for Innovative Research in Science & Technology Volume 1 Issue 6 November 2014 ISSN (online): 2349-6010 Analysis of Multiplier Circuit Using Reversible Logic Vijay K Panchal
More informationAn Efficient Reversible Design of BCD Adder
An Efficient Reversible Design of BCD Adder T.S.R.Krishna Prasad 1, Y.Satyadev 2 1 Associate Professor in Gudlavalleru Engineering College Department of ECE, e-mail: ad2prasad@gmail.com 2 Student of Gudlavalleru
More informationDesign of Digital Adder Using Reversible Logic
RESEARCH ARTICLE Design of Digital Adder Using Reversible Logic OPEN ACCESS Gowthami P*, RVS Satyanarayana ** * (Research scholar, Department of ECE, S V University College of Engineering, Tirupati, AP,
More informationDESIGN AND ANALYSIS OF A FULL ADDER USING VARIOUS REVERSIBLE GATES
DESIGN AND ANALYSIS OF A FULL ADDER USING VARIOUS REVERSIBLE GATES Sudhir Dakey Faculty,Department of E.C.E., MVSR Engineering College Abstract The goal of VLSI has remained unchanged since many years
More informationBCD Adder Design using New Reversible Logic for Low Power Applications
Indian Journal of Science and Technology, Vol 10(30), DOI: 10.17485/ijst/2017/v10i30/115514, August 2017 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 BCD Adder Design using New Reversible Logic for
More informationConference on Advances in Communication and Control Systems 2013 (CAC2S 2013)
Conference on Advances in Communication and Control Systems 2013 (CAC2S 2013) VLSI IMPLEMENTATION OF OPTIMIZED REVERSIBLE BCD ADDER Ruchi Gupta 1 (Assistant Professor, JPIET, MEERUT), Shivangi Tyagi 2
More informationASIC Design of Reversible Full Adder/Subtractor Circuits
ASIC Design of Reversible Full Adder/Subtractor Circuits Srinivas Boosaraju PG Scholar, Department of VLSI System Design, Department of Electronics & Communication Engineering, IARE, Hyderabad.. ABSTRACT:
More informationA More Effective Realization Of BCD Adder By Using A New Reversible Logic BBCDC
International Journal of Computational Engineering Research Vol, 04 Issue, 2 A More Effective Realization Of BCD Adder By Using A New Reversible Logic BBCDC Shefali Mamataj 1,Biswajit Das 2,Anurima Rahaman
More informationImplementation of Reversible Control and Full Adder Unit Using HNG Reversible Logic Gate
Implementation of Reversible Control and Full Adder Unit Using HNG Reversible Logic Gate Naresh Chandra Agrawal 1, Anil Kumar 2, A. K. Jaiswal 3 1 Research scholar, 2 Assistant Professor, 3 Professor,
More informationA NEW APPROACH TO DESIGN BCD ADDER AND CARRY SKIPBCD ADDER
A NEW APPROACH TO DESIGN BCD ADDER AND CARRY SKIPBCD ADDER K.Boopathi Raja 1, LavanyaS.R 2, Mithra.V 3, Karthikeyan.N 4 1,2,3,4 Department of Electronics and communication Engineering, SNS college of technology,
More informationDepartment of ECE, Vignan Institute of Technology & Management,Berhampur(Odisha), India
IJESRT INTERNATIONAL JOURNAL OF ENGINEERING SCIENCES & RESEARCH TECHNOLOGY Efficient Design Of 4-Bit Binary Adder Using Reversible Logic Gates Abinash Kumar Pala *, Jagamohan Das * Department of ECE, Vignan
More informationPERFORMANCE EVALUATION OF REVERSIBLE VEDIC MULTIPLIER
PERFORMANCE EVALUATION OF REVERSIBLE VEDIC MULTIPLIER Gowthami P. and R. V. S. Satyanarayana Department of Electronics and Communication Engineering, SVUCE, Sri Venkateswara University, Tirupati, Andhra
More informationDesign of Optimized Reversible Binary and BCD Adders
Design of Optimized Reversible Binary and BCD Adders G.Naveen kumar M. Tech, Department of Electronics and Communication Engineering Brilliant engineering college Hyderabad, India Y. Ravinder Assistant
More informationDesign and Implementation of REA for Single Precision Floating Point Multiplier Using Reversible Logic
Design and Implementation of REA for Single Precision Floating Point Multiplier Using Reversible Logic MadivalappaTalakal 1, G.Jyothi 2, K.N.Muralidhara 3, M.Z.Kurian 4 PG Student [VLSI & ES], Dept. of
More informationOptimization of reversible sequential circuits
WWW.JOURNALOFCOMPUTING.ORG 208 Optimization of reversible sequential circuits Abu Sadat Md. Sayem, Masashi Ueda Abstract In recent year s reversible logic has been considered as an important issue for
More informationAn FPGA Implementation of Energy Efficient Code Converters Using Reversible Logic Gates
An FPGA Implementation of Energy Efficient Code Converters Using Reversible Logic Gates Rakesh Kumar Jha 1, Arjun singh yadav 2 Assistant Professor, Dept. of ECE, Corporate Institute of Science & Technology,
More informationDesign and Optimization of Reversible BCD Adder/Subtractor Circuit for Quantum and Nanotechnology Based Systems
World pplied Sciences Journal 4 (6): 787-792, 2008 ISSN 1818-4952 IDOSI Publications, 2008 Design and Optimization of Reversible CD dder/subtractor Circuit for Quantum and Nanotechnology ased Systems 1
More informationCircuit for Revisable Quantum Multiplier Implementation of Adders with Reversible Logic 1 KONDADASULA VEDA NAGA SAI SRI, 2 M.
ISSN (O): 2349-7084 International Journal of Computer Engineering In Research Trends Available online at: www.ijcert.org Circuit for Revisable Quantum Multiplier Implementation of Adders with Reversible
More informationImplementation of Reversible ALU using Kogge-Stone Adder
Implementation of Reversible ALU using Kogge-Stone Adder Syed.Zaheeruddin, Ch.Sandeep Abstract: Reversible circuits are one promising direction with applications in the field of low-power design or quantum
More informationOPTIMAL DESIGN AND SYNTHESIS OF FAULT TOLERANT PARALLEL ADDER/SUBTRACTOR USING REVERSIBLE LOGIC GATES. India. Andhra Pradesh India,
OPTIMAL DESIGN AND SYNTHESIS OF FAULT TOLERANT PARALLEL ADDER/SUBTRACTOR USING REVERSIBLE LOGIC GATES S.Sushmitha 1, H.Devanna 2, K.Sudhakar 3 1 MTECH VLSI-SD, Dept of ECE, ST. Johns College of Engineering
More informationOptimized Nanometric Fault Tolerant Reversible BCD Adder
Research Journal of pplied Sciences, Engineering and Technology 4(9): 167-172, 212 ISSN: 24-7467 Maxwell Scientific Organizational, 212 Submitted: October 31, 211 ccepted: December 9, 211 Published: May
More informationVHDL DESIGN AND IMPLEMENTATION OF C.P.U BY REVERSIBLE LOGIC GATES
VHDL DESIGN AND IMPLEMENTATION OF C.P.U BY REVERSIBLE LOGIC GATES 1.Devarasetty Vinod Kumar/ M.tech,2. Dr. Tata Jagannadha Swamy/Professor, Dept of Electronics and Commn. Engineering, Gokaraju Rangaraju
More informationDesign of Low Power Adder and Multiplier Using Reversible Logic Gates
Associate Associate Assistant Assistant IJISET - International Journal of Innovative Science, Engineering & Technology, Vol. 2 Issue 9, September 2015. Design of Low ower Adder and Multiplier Using Reversible
More informationDesign and Synthesis of Sequential Circuit Using Reversible Logic
ISSN: 2278 0211 (Online) Design and Synthesis of Sequential Circuit Using Reversible Logic Mr. Sandesh.N.G PG Student, VLSI Design and Embedded System, B.G.S. Institute of Technology, B.G.Nagar, Karnataka,
More informationRealization of 2:4 reversible decoder and its applications
Realization of 2:4 reversible decoder and its applications Neeta Pandey n66pandey@rediffmail.com Nalin Dadhich dadhich.nalin@gmail.com Mohd. Zubair Talha zubair.talha2010@gmail.com Abstract In this paper
More informationDESIGN AND IMPLEMENTATION OF EFFICIENT HIGH SPEED VEDIC MULTIPLIER USING REVERSIBLE GATES
DESIGN AND IMPLEMENTATION OF EFFICIENT HIGH SPEED VEDIC MULTIPLIER USING REVERSIBLE GATES Boddu Suresh 1, B.Venkateswara Reddy 2 1 2 PG Scholar, Associate Professor, HOD, Dept of ECE Vikas College of Engineering
More informationDesign of a Novel Reversible ALU using an Enhanced Carry Look-Ahead Adder
Design of a Novel Reversible ALU using an Enhanced Carry Look-Ahead Adder *K.JYOTHI **Md.ASIM IQBAL *M.TECH Dept Of ECE, KAKATHIYA UNIVERSITY OF ENGINEERING AND TECHNOLOGY **Asst. prof Dept of ECE, KAKATHIYA
More informationOn the Analysis of Reversible Booth s Multiplier
2015 28th International Conference 2015 on 28th VLSI International Design and Conference 2015 14th International VLSI Design Conference on Embedded Systems On the Analysis of Reversible Booth s Multiplier
More informationPower Minimization of Full Adder Using Reversible Logic
I J C T A, 9(4), 2016, pp. 13-18 International Science Press Power Minimization of Full Adder Using Reversible Logic S. Anandhi 1, M. Janaki Rani 2, K. Manivannan 3 ABSTRACT Adders are normally used for
More informationPerformance Enhancement of Reversible Binary to Gray Code Converter Circuit using Feynman gate
Performance Enhancement of Reversible Binary to Gray Code Converter Circuit using Feynman gate Kamal Prakash Pandey 1, Pradumn Kumar 2, Rakesh Kumar Singh 3 1, 2, 3 Department of Electronics and Communication
More informationDesign and Implementation of Combinational Circuits using Reversible Gates
Design and Implementation of Combinational Circuits using Reversible Gates 1 Ms. Ashwini Gaikwad 2 Ms. Shweta Patil 1M.Tech Student,Departmentof Electronics Engineering, Walchand College of Engg., Sangli
More informationDesign and Implementation of an Efficient Reversible Comparator Using TR Gate
Circuits and Systems, 2016, 7, 2578-2592 Published Online July 2016 in SciRes. http://www.scirp.org/journal/cs http://dx.doi.org/10.4236/cs.2016.79223 Design and Implementation of an Efficient Reversible
More informationReversible ALU Implementation using Kogge-Stone Adder
Reversible ALU Implementation using Kogge-Stone Adder K.Ravitejakhanna Student, Department of ECE SR Engineering College, Ch.Sridevi Reddy Asst.Professor, Department of ECE SR Engineering College, Abstract
More informationLow Power and High Speed BCD Adder using Reversible Gates
Low Power and High Speed BCD Adder using Reversible Gates Pradeep S R PraveenKumar Prathibha S R Abstract Reversible logic is one of the emerging technologies having promising applications in quantum computing.
More informationDesign of Reversible Code Converters Using Verilog HDL
Design of Reversible Code Converters Using Verilog HDL Vinay Kumar Gollapalli M. Tech (VLSI Design), K Koteshwarrao, M. Tech Assistant Professor, SSGN Srinivas, M. Tech Associate Professor & HoD, ABSTRACT:
More informationInternational Journal of Scientific & Engineering Research, Volume 6, Issue 6, June ISSN
International Journal of Scientific & Engineering Research, Volume 6, Issue 6, June-2015 333 Design and Performance Analysis of Reversible Carry Look-ahead Adder and Carry Select Adder < Santosh Rani>
More informationPower Optimization using Reversible Gates for Booth s Multiplier
International Journal for Modern Trends in Science and Technology Volume: 02, Issue No: 11, November 2016 ISSN: 2455-3778 http://www.ijmtst.com Power Optimization using Reversible Gates for Booth s Multiplier
More informationA Novel Design of Reversible Universal Shift Register
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 3, Issue. 3, March 2014,
More informationA Novel Reversible Gate and its Applications
International Journal of Engineering and Technology Volume 2 No. 7, July, 22 Novel Reversible Gate and its pplications N.Srinivasa Rao, P.Satyanarayana 2 Department of Telecommunication Engineering, MS
More informationADVANCES in NATURAL and APPLIED SCIENCES
ADVANCES in NATURAL and APPLIED SCIENCES ISSN: 1995-0772 Published BY AENSI Publication EISSN: 1998-1090 http://www.aensiweb.com/anas 2015 Special 9(17): pages 50-57 Open Access Journal Design and Implementation
More informationDESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC LOGIC UNIT
International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.3, June 2013 DESIGN OF PARITY PRESERVING LOGIC BASED FAULT TOLERANT REVERSIBLE ARITHMETIC LOGIC UNIT Rakshith Saligram 1
More informationDesign of Reversible Even and Odd Parity Generator and Checker Using Multifunctional Reversible Logic Gate (MRLG)
Design of Reversible Even and Odd Parity Generator and Checker Using Multifunctional Reversible Logic Gate (MRLG) Vinay Kumar Department of ECE PEC University Of Technology. Chandigarh, India Vinaykdz@gmail.com
More informationDownloaded from
Proceedings of The Intl. Conf. on Information, Engineering, Management and Security 2014 [ICIEMS 2014] 309 Implementation of Novel Reversible Multiplier Architecture Using Reversible 4*4 TSG Gate T. SaiBaba
More informationPERFORMANCE IMPROVEMENT OF REVERSIBLE LOGIC ADDER
ISSN: 2395-1680 (ONLINE) DOI: 10.21917/ijme.2016.0037 ICTACT JOURNAL ON MICROELECTRONICS, JULY 2016, VOLUME: 02, ISSUE: 02 PERFORMANCE IMPROVEMENT OF REVERSIBLE LOGIC ADDER Richa Shukla 1 and Vandana Niranjan
More informationLakshmi Narain College of Technology, Bhopal (M.P.) India
Volume 5, Issue 2, February 2015 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com An Extensive
More informationFPGA Implementation of Ripple Carry and Carry Look Ahead Adders Using Reversible Logic Gates
FPGA Implementation of Ripple Carry and Carry Look Ahead Adders Using Reversible Logic Gates K. Rajesh 1 and Prof. G. Umamaheswara Reddy 2 Department of Electronics and Communication Engineering, SVU College
More informationA New Approach for Designing of 3 to 8 Decoder and It s Applications Using Verilog HDL
A New Approach for Designing of 3 to 8 Decoder and It s Applications Using Verilog HDL P.Anirudh Goud PG-Scholar (VLSI Design) Department of ECE, Krishna Murthy Institute of Technology & Engineering, Edulabad,
More informationRealization of programmable logic array using compact reversible logic gates 1
Realization of programmable logic array using compact reversible logic gates 1 E. Chandini, 2 Shankarnath, 3 Madanna, 1 PG Scholar, Dept of VLSI System Design, Geethanjali college of engineering and technology,
More informationQuantum Cost Optimization for Reversible Carry Skip BCD Adder
International Journal of Science and Technology Volume 1 No. 10, October, 2012 Quantum Cost Optimization for Reversible Carry Skip BCD Adder Md. Selim Al Mamun, Indrani Mandal, Uzzal Kumar Prodhan Department
More informationFPGA IMPLEMENTATION OF BASIC ADDER CIRCUITS USING REVERSIBLE LOGIC GATES
FPGA IMPLEMENTATION OF BASIC ADDER CIRCUITS USING REVERSIBLE LOGIC GATES B.Ravichandra 1, R. Kumar Aswamy 2 1,2 Assistant Professor, Dept of ECE, VITS College of Engineering, Visakhapatnam (India) ABSTRACT
More informationDesign of Efficient Adder Circuits Using PROPOSED PARITY PRESERVING GATE (PPPG)
Design of Efficient Adder Circuits Using PROPOSED PARITY PRESERVING GATE (PPPG) Krishna Murthy M 1, Gayatri G 2, Manoj Kumar R 3 1 Department of ECE, MVGRCE, Vizianagaram, Andhra Pradesh krishnamurthy_madaka@yahoo.co.in
More informationDesign and Implementation of Nanometric Fault Tolerant Reversible BCD Adder
ustralian Journal of asic and pplied Sciences, 5(10): 896-901, 2011 ISSN 1991-8178 Design and Implementation of Nanometric Fault Tolerant Reversible D dder Majid Haghparast omputer Engineering Department,
More informationInternational Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research)
International Association of Scientific Innovation and Research (IASIR) (An Association Unifying the Sciences, Engineering, and Applied Research) ISSN (Print): 2279-0020 ISSN (Online): 2279-0039 International
More informationDesign of Universal Shift Register Using Reversible Logic
International Journal of Engineering and Technology Volume 2 No. 9, September, 2012 Design of Universal Shift Register Using Reversible Logic 1 Md. Selim Al Mamun, 2 Indrani Mandal, 3 Md. Hasanuzzaman
More informationResource Efficient Design of Quantum Circuits for Quantum Algorithms
Resource Efficient Design of Quantum Circuits for Quantum Algorithms Himanshu Thapliyal Department of Electrical and Computer Engineering University of Kentucky, Lexington, KY hthapliyal@uky.edu Quantum
More informationBasic Logic Gate Realization using Quantum Dot Cellular Automata based Reversible Universal Gate
Basic Logic Gate Realization using Quantum Dot Cellular Automata based Reversible Universal Gate Saroj Kumar Chandra Department Of Computer Science & Engineering, Chouksey Engineering College, Bilaspur
More informationReversible Multiplier with Peres Gate and Full Adder.
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 9, Issue 3, Ver. VI (May - Jun. 2014), PP 43-50 Reversible Multiplier with Peres Gate and
More informationA Novel Design for carry skip adder using purity preserving reversible logic gates
A Novel Design for carry skip adder using purity preserving reversible logic gates Abstract: The reversible logic is a most popular and emerging field in low power consideration. It will be having many
More informationQuantum Cost efficient Reversible Multiplier
Quantum Cost efficient Reversible Multiplier Mandeep Kaur, Chakshu Goel Abstract Increasing demand for reducing power dissipation in digital multipliers has led to new mode of computation for multiplier
More informationDesign of Reversible Logic based Basic Combinational Circuits
Communications on Applied Electronics (CAE) ISSN : 2394-4714 Foundation of Computer Science FCS, New York, USA Volume 5 No.9, September 2016 www.caeaccess.org Design of Reversible Logic based Basic Combinational
More informationDesign of a Compact Reversible Random Access Memory
Design of a Compact Reversible Random Access Memory Farah Sharmin, Md. Masbaul Alam Polash, Md. Shamsujjoha, Lafifa Jamal, Hafiz Md. Hasan Babu Dept. of Computer Science & Engineering, University of Dhaka,
More informationA Cost Effective Design of Reversible Single Precision Floating Point Multiplier
International Journal of Research in Computer and Communication technology, IJRCCT, ISSN 2278-584, ol 2, Issue, January 2. Cost Effective Design of Reversible Single Precision Floating Point Multiplier
More informationImplementation of Optimized Reversible Sequential and Combinational Circuits for VLSI Applications
V. G. Santhi Swaroop et al Int. Journal of Engineering Research and Applications RESEARCH ARTICLE OPEN ACCESS Implementation of Optimized Reversible Sequential and Combinational Circuits for VLSI Applications
More informationFULL ADDER/ SUBTRACTOR USING REVERSIBLE LOGIC
Volume 120 No. 6 2018, 437-446 ISSN: 1314-3395 (on-line version) url: http://www.acadpubl.eu/hub/ http://www.acadpubl.eu/hub/ FULL ADDER/ SUBTRACTOR USING REVERSIBLE LOGIC Dr. B. Balaji 1, M.Aditya 2,Dr.Erigela
More informationEFFICIENT APPROACH FOR DESIGNING LOW POWER REVERSIBLE DECODER/ENCODER WITH LOW QUANTUM COST
EFFICIENT APPROACH FOR DESIGNING LOW POWER REVERSIBLE DECODER/ENCODER WITH LOW QUANTUM COST Sweta Mann 1, RitJain 2 1,2 Department of Electronics and Communication Engineering, LNCT Bhopal (M.P), (India)
More informationFPGA IMPLEMENTATION OF 4-BIT AND 8-BIT SQUARE CIRCUIT USING REVERSIBLE LOGIC
FPGA IMPLEMENTATION OF 4-BIT AND 8-BIT SQUARE CIRCUIT USING REVERSIBLE LOGIC Shwetha. S Patil 1, Mahesh Patil 2, Venkateshappa 3 Assistant Professor 1,PG Student 2, Professor 3 1,2,3 Dept. of ECE, 1 MVJ
More informationDesign and Optimization of Asynchronous counter using Reversible Logic
Design and Optimization of Asynchronous counter using Reversible Logic Mr Harish k PG scholar Department of ECE, RVCE RVCE, Bengaluru Mrs. Chinmaye R, Asst.Professor Department of ECE,RVCE RVCE, Bengaluru
More informationCombinational Logic Design Arithmetic Functions and Circuits
Combinational Logic Design Arithmetic Functions and Circuits Overview Binary Addition Half Adder Full Adder Ripple Carry Adder Carry Look-ahead Adder Binary Subtraction Binary Subtractor Binary Adder-Subtractor
More informationA Novel Ternary Content-Addressable Memory (TCAM) Design Using Reversible Logic
2015 28th International Conference 2015 on 28th VLSI International Design and Conference 2015 14th International VLSI Design Conference on Embedded Systems A Novel Ternary Content-Addressable Memory (TCAM)
More informationCombinational Logic. By : Ali Mustafa
Combinational Logic By : Ali Mustafa Contents Adder Subtractor Multiplier Comparator Decoder Encoder Multiplexer How to Analyze any combinational circuit like this? Analysis Procedure To obtain the output
More informationDesign and Implementation of Optimized 32-Bit Reversible Arithmetic Logic Unit
Design and Implementation of Optimized 32-Bit Reversible Arithmetic Logic Unit Er. Ravijot Kaur Department of Electronics and Communication, Punjabi University Patiala, India ravijot0630@gmail.com Er.
More informationReversible Multiplier with Peres Gate and Full Adder
Reversible Multiplier with Peres Gate and Full Adder Prof. Amol D. Morankar Dept. of Electronics and Telecommunication Engg. V.N.I.T Nagpur, India Abstract Low Power dissipation and smaller area are one
More informationDESIGN OF COMPACT REVERSIBLE LOW POWER n-bit BINARY COMPARATOR USING REVERSIBLE GATES
DESIGN OF COMPACT REVERSIBLE LOW POWER n-bit BINARY COMPARATOR USING REVERSIBLE GATES K.R.JAI BALAJI [1], C.GANESH BABU [2], P.SAMPATH [3] [1] M.E(VLSI Design), Department of ECE, Bannari Amman Institute
More informationCOMBINATIONAL LOGIC FUNCTIONS
COMBINATIONAL LOGIC FUNCTIONS Digital logic circuits can be classified as either combinational or sequential circuits. A combinational circuit is one where the output at any time depends only on the present
More informationM.Tech Student, Canara Engineering College, Mangalore, Karnataka, India 2
(ISR), Impact Factor: 1.852 IJESRT INTERNTIONL JOURNL OF ENGINEERING SIENES & RESERH TEHNOLOGY esign and Simulation of a High Performance Multiplier using Reversible s Harish Raghavendra Sanu *1, Savitha
More informationDESIGN OF 3:8 REVERSIBLE DECODER USING R- GATE
DESIGN OF 3:8 REVERSIBLE DECODER USING R- GATE Sweta Mann 1, Rita Jain 2 1.2 Department of Electronics and Communication Engineering, LNCT Bhopal (M.P), (India) ABSTRACT The area of reversible logic has
More informationENERGY EFFICIENT DESIGN OF REVERSIBLE POS AND SOP USING URG
ENERGY EFFICIENT DESIGN OF REVERSIBLE POS AND SOP USING URG Mr.M.Saravanan Associate Professor, Department of EIE Sree Vidyanikethan Engineering College, Tirupati. mgksaran@yahoo.com Dr.K.Suresh Manic
More informationComputer Science & Engineering Dept, West Bengal University of Technology 2 Information Technology Dept, Manipal University
Quantum Realization Full Adder-Subtractor Circuit Design Using Islam gate Madhumita Mazumder 1, Indranil Guha Roy 2 1, Computer Science & Engineering Dept, West Bengal University of Technology 2 Information
More informationOnline Testable Reversible Circuits using reversible gate
Online Testable Reversible Circuits using reversible gate 1Pooja Rawat, 2Vishal Ramola, 1M.Tech. Student (final year), 2Assist. Prof. 1-2VLSI Design Department 1-2Faculty of Technology, University Campus,
More informationISSN (PRINT): , (ONLINE): , VOLUME-4, ISSUE-10,
A NOVEL DOMINO LOGIC DESIGN FOR EMBEDDED APPLICATION Dr.K.Sujatha Associate Professor, Department of Computer science and Engineering, Sri Krishna College of Engineering and Technology, Coimbatore, Tamilnadu,
More informationDesign of 8-Bit and 16-Bit Adder-Subtractor with Optimized Power and Quantum Cost
Design of 8-Bit and 16-Bit Adder-Subtractor with Optimized Power and Quantum Cost Prinkle Wadhawan 1, Amandeep Singh Bhandari 2 1,2 Department of ECE, Punjabi University Patiala Abstract: Reversible logic
More informationNovel Reversible Gate Based Circuit Design and Simulation Using Deep Submicron Technologies
Novel Reversible Gate Based Circuit Design and Simulation Using Deep Submicron Technologies Abstract: The set AND, OR, and EXOR gates are not reversible as Landauer which states that for irreversible logic
More informationarxiv: v1 [quant-ph] 20 Jul 2009
An analysis of reversible multiplier circuits Anindita Banerjee and Anirban Pathak March 9, 2018 Jaypee Institute of Information Technology University, Noida, India arxiv:0907.3357v1 [quant-ph] 20 Jul
More informationReversible Circuit Using Reversible Gate
Reversible Circuit Using Reversible Gate 1Pooja Rawat, 2Vishal Ramola, 1M.Tech. Student (final year), 2Assist. Prof. 1-2VLSI Design Department 1-2Faculty of Technology, University Campus, Uttarakhand Technical
More informationSCOPE OF REVERSIBLE ENGINEERING AT GATE-LEVEL: FAULT-TOLERANT COMBINATIONAL ADDERS
SCOPE OF REVERSIBLE ENGINEERING AT GATE-LEVEL: FAULT-TOLERANT COMBINATIONAL ADDERS Abstract M.Bharathi 1, K.Neelima 2 1 Assistant Professor, ECE Department, Sree Vidyanikethan Engineering College(Autonomous),Tirupati-517102,
More informationDesign of Reversible Multiplier by Novel ANU Gate
International Journal of Engineering and Technology Volume 4 No. 6, June, 2014 Design of Reversible Multiplier by Novel ANU Gate Bhavani Prasad.Y, Rajeev Pankaj.N, Samhitha.N.R, Shruthi.U.K School of Electronics
More informationDESIGN OF A COMPACT REVERSIBLE READ- ONLY-MEMORY WITH MOS TRANSISTORS
DESIGN OF A COMPACT REVERSIBLE READ- ONLY-MEMORY WITH MOS TRANSISTORS Sadia Nowrin, Papiya Nazneen and Lafifa Jamal Department of Computer Science and Engineering, University of Dhaka, Bangladesh ABSTRACT
More informationDesign of 16 Bit Adder Subtractor with PFAG and TG Gates Using Verilog HDL
International Journal of Engineering Science and Generic Research (IJESAR) Available Online at www.ijesar.in Journal Index In ICI World of Journals - ICV 2016 68.35 Volume 4; Issue 5; September-October;
More informationProgress in Reversible Processor Design: A Novel Methodology for Reversible Carry Look-ahead Adder
Progress in Reversible Processor Design: A Novel Methodology for Reversible Carry Look-ahead Adder Himanshu Thapliyal #, Jayashree H.V *, Nagamani A. N *, Hamid R. Arabnia + # Department of Computer Science
More informationDesign of Digital Multiplier with Reversible Logic by Using the Ancient Indian Vedic Mathematics Suitable for Use in Hardware of Cryptosystems
International Transaction of Electrical and Computer Engineers System, 2014, Vol. 2, No. 4, 114-119 Available online at http://pubs.sciepub.com/iteces/2/4/1 Science and Education Publishing DOI:10.12691/iteces-2-4-1
More informationSystems I: Computer Organization and Architecture
Systems I: Computer Organization and Architecture Lecture 6 - Combinational Logic Introduction A combinational circuit consists of input variables, logic gates, and output variables. The logic gates accept
More informationLogic and Computer Design Fundamentals. Chapter 5 Arithmetic Functions and Circuits
Logic and Computer Design Fundamentals Chapter 5 Arithmetic Functions and Circuits Arithmetic functions Operate on binary vectors Use the same subfunction in each bit position Can design functional block
More informationOPTIMIZED MULTIPLIER USING REVERSIBLE MULTI- CONTROL INPUT TOFFOLI GATES
OPTIMIZED MULTIPLIER USING REVERSILE MULTI- CONTROL INPUT TOFFOLI GTES H R hagyalakshmi 1 and M K Venkatesha 2 1 Department of Electronics and Communication Engineering, M S College of Engineering, Visvesvaraya
More informationDesign of Reversible Synchronous Sequential Circuits
Design of Reversible Synchronous Sequential Circuits Sonawane Parag Narayan 1, Hatkar Arvind Pandurang 2 1 E&TC,SVIT Chincholi 2 E&TC,SVIT Chincholi Abstract In early 70`s one computer requires one whole
More information