Lecture Notes for ECE 215: Digital Integrated Circuits
|
|
- Jeffry Gilbert
- 6 years ago
- Views:
Transcription
1 Lecture Notes for ECE 215: Digital Integrated Circuits J. E. Ayers Electrical and Computer Engineering Department University of Connecticut 2002 All rights reserved University of Connecticut 1
2 Introduction to Digital Electronics University of Connecticut 2
3 The World s Most Dynamic Field of Enterprise What is Moore s Law? What is the ITRS? University of Connecticut 3
4 Properties of Digital Circuits. Logic Function. Quantization of Amplitudes. Regeneration. Directivity. Fan-in, Fan-out. University of Connecticut 4
5 The Ideal Gate. Zero power dissipation. Rail to rail voltage swing. Abrupt logic transitions at V DD /2. Zero propagation delay. Infinite fan-out. University of Connecticut 5
6 Inverter VTC V OUT V OH slope = -1 V IL = maximum input voltage interpreted as 0 V IH = minimum input voltage interpreted as 1 V OH = minimum logic 1 output voltage V OL 0 V IL V IH V IN V OL = maximum logic 0 output voltage University of Connecticut 6
7 Noise Margins. V OUT V NMH = V OH - V IH V OH V OL 0 V IL slope = -1 V IH V IN V NML = V IL - V OL Noise in digital circuits results from the coupling of voltages and currents Noise of amplitude less than the noise margin is attenuated University of Connecticut 7
8 Switching Characteristics V IN V OUT t PHL t PLH 50% 10% 90% t t R = rise time t F = fall time t PLH = low-to-high propagation delay t PHL = high-to-low propagation delay t F t R t University of Connecticut 8
9 Power-Delay Product (PDP) Power Dissipation. P = (P H +P L )/2 Propagation Delay. t P = (t PLH +t PHL )/2 Power-Delay Product. PDP=Pt P There is a tradeoff between speed and power dissipation. The lower the PDP, the better the tradeoff. University of Connecticut 9
10 Levels of Integration SSI - Small-Scale Integration, 1-10 gates (7404 Hex Inverter) MSI - Medium-Scale ( gates) LSI - Large-Scale (100-10k gates) VLSI - Very Large-Scale (>10k gates) University of Connecticut 10
11 Logic Families Introduction Growth Maturity Saturation Decline Highest performance High design-in activity High-volume production Price stability Decreasing supplier base New Technologies High level of supplier resources Multiple suppliers Limited new designs Not recommmended for new designs Decreasing supplier base Increasing prices FACT ALSTTL / ASTTL FAST 100k ECL HCMOS Volume in Year 2000 ABT BiCMOS VHCMOS FS CMOS LSTTL STTL Tinylogic CMOS 4000 CMOS LVT CMOS LCX / LVX CMOS TTL VCX CMOS Product Introduction University of Connecticut 11
12 Fabrication CMOS Process DRAM Process Bipolar Process BiCMOS Process GaAs E/D MESFET Process University of Connecticut 12
13 CMOS Process pad oxide nitride p-type substrate photoresist photoresist nitride p-type substrate nitride CVD oxide p-type substrate University of Connecticut 13
14 CMOS Process (cont.) STI STI STI p-type substrate gate oxide polysilicon STI p-doping STI n-doping STI p-type substrate n-well gate oxide polysilicon STI p-doping STI n-doping STI p-type substrate n-well University of Connecticut 14
15 CMOS Process (cont.) photoresist photoresist poly poly STI p-doping STI n-doping STI p-type substrate n-well n + poly p + poly STI n + n + STI p + p + p-doping n-doping STI p-type substrate n-well n + poly oxide spacer p + poly STI n + n + STI p + p + p-doping n-doping STI p-type substrate n-well silicide n+ poly oxide spacer p + poly STI STI n + n + p + p-doping n-doping p + STI p-type substrate n-well University of Connecticut 15
16 Testing and Yield x x x x x x x x x x x x x x (a) (b) University of Connecticut 16
17 IC Packages Through-hole packages Surface mount packages Chip scale packages Bare die modules University of Connecticut 17
18 Bipolar Devices University of Connecticut 18
19 Bipolar Logic Families. Transistor-Transistor Logic (TTL). Lowpower Schottky versions are most popular. Emitter-Coupled Logic (ECL). Used in high-end supercomputers. BiCMOS. The best of both worlds? Integrated Injection Logic (I 2 L). Still important commercially. University of Connecticut 19
20 PN Junction Diode I p n The pn diode follows Schockley s equation: + R V ( V D /φ T 1) I = I e D S University of Connecticut 20
21 Doping in the PN Diode I p n + R V p-type: p po = N a and n po = n i2 /N a n-type: p no = n i2 /N d and n no = N d University of Connecticut 21
22 PN Diode: Equilibrium p ρ n Space Charge Density -x p < x < 0: ρ = -qn a E x x 0 < x < x n : ρ = +qn d elsewhere: ρ = 0 Electric Field de/dx = ρ/ε V x Electric Potential dv/dx = -E University of Connecticut 22
23 PN Diode: Built-in Potential Holes move by diffusion and drift: dp Jp ( diff ) = qd p J p( drift) = qµ p pe dx In equilibrium, Jp ( diff ) + J p ( drift) = 0 Also, by the Einstein relationship, Dp kt φ T V µ = q = = p University of Connecticut 23
24 PN Diode: Built-in Potential Thus the equilibrium condition is: qµ pe qd dp p = Edx = φ dp p T dx p In terms of potential, dφ = φ d(ln p) T Thus φ o T a d = φ N N ln 2 n i University of Connecticut 24
25 PN Diode: Depletion Width -x E p x n x xpeo xneo WEo φ o = + = E o By charge neutrality, qn x = qn x a p d n By the Poisson equation, Solving: W E o = 2εφ q N N a o qn x = = ε d qn x a p d n ε University of Connecticut 25
26 PN Diode: Forward Bias I p n In equilibrium, p no + R V = p φ po exp φ o T with a bias V, ( ) p x = p n n p0 V φ exp φ T 0 This is the Law of the Junction: University of Connecticut 26
27 PN Diode: Forward Bias n po n po e 40V -x p 0 x n V pn ( x) = pno exp exp φ T p no e 40V p no x Forward bias results in injection of excess minority carriers, which give rise to a net DIFFUSION current. ( x xn ) L = D τ L p p p p J x qd dp qdp pno V qdpni V p ( n) p = exp exp dx = 2 Lp φt L N φ p d T University of Connecticut 27
28 PN Diode: Forward Bias If we include the electron contribution, and also the drift currents of electrons and holes, then I 2 Dp = qani + Lp Nd This is the diode equation, where the reverse saturation current is given by D n L N n a exp V φt 1 I S 2 Dp = qani + L N p d Dn L N n a University of Connecticut 28
29 PN Diode: Switching Transients n PN diodes exhibit depletion capacitance, and PN diodes store excess minority carriers; this is also a capacitive effect. po exp n po ( V / φ T ) -x p 0 x n p no exp ( V / φ ) p no x T Minority carriers are stored on both sides of the diode. Storage of one type of carrier may dominate, in one-sided diodes. For a p + -n diode, the charge control equation is Qp dqp i( t) = + + τ dt F C dv T dt University of Connecticut 29
30 PN Diode: Turn-on (fast!) + i(t) p n + v(t) - At t = 0, the source voltage is turned on abruptly. i(t) i(t) rises abruptly p n increasing time t Q p builds up with time v(t) x v(t) increases rapidly p v( t) = φ ln ( x ) n n T t pno University of Connecticut 30
31 PN Diode: Turn-off Transient + + t=0 v(t) + - p n i(t) At t = 0, the source voltage polarity is switched from FB to RB. For t <0, Q For 0 < t < t SD, = I τ p F F This is the initial condition. ( R ) ( τ )) Q ( t) = τ (I I + I exp t / p F R F F Solving for Q p (t=t SD )=0, t SD This is the storage delay time. = τ F ln 1+ I I F R University of Connecticut 31
32 PN Diode: Turn-off Transient v(t) i(t) t SD t RR t SD t RR t t Stored minority carriers are removed during the storage delay time: t SD = τ F ln 1+ The depletion layer capacitance charges during the fall time: t F RC D The sum of these delays is called the reverse recovery time. I I F R University of Connecticut 32
33 PN Diode SPICE Model R S C D I D [ ( D ) ] The SPICE diode model includes Schockley s equation, the series resistance, and both the depletion layer and diffusion capacitances. I D ' = IS exp V '/ Nφ T 1 VD = VD' + I DRS C TT IS CJO D = exp ( VD '/ Nφ T ) + Nφ T VD ' 1 VJ M University of Connecticut 33
34 PN Diode SPICE Parameters symbol SPICE name description units default typical I S IS saturation current A 1E-14 1E-14 R S RS series resistance Ω 0 10 N emission coefficient 1 1 τ F TT transit time s 0 0.1N CJO zero-bias capacitance F 0 2P φ o VJ built-in potential V m M grading coefficient University of Connecticut 34
35 Metal-Semiconductor Diode metal anode n n+ cathode depletion region The MS diode is a majority carrier device. There are no minority carrier storage effects (fast switching). The MS diode follows the diode equation but with a lower turn-on voltage. The SPICE model is the same as for the PN diode, except for the absence of minority carrier storage. University of Connecticut 35
36 Integrated Circuit Diodes p+ p+ n+ n- epitaxial layer n+ p substrate PN junction ohmic contact SiO 2 p+ Integrated PN Diode p+ Pt 5 Si 2 n+ n- epitaxial layer n+ p substrate MS junction ohmic contact p+ SiO 2 Integrated MS Diode University of Connecticut 36
37 Bipolar Junction Transistors E B n p n C The BJT comprises two interacting PN junctions. W B The forward-biased EB junction injects electrons into the base. The base is so narrow that most of the injected electrons can diffuse to the reverse-biased CB junction, where they are collected. Some of the injected electrons recombine with holes, so a small base current is required to maintain charge neutrality in the base. University of Connecticut 37
38 BJT Terminal Currents B C n p n I B I DC I DE I C α F I DE α R I DC From KCL, I = I α I E DE R DC I = α I I C F DE DC E I E Using the diode equation, we obtain the Ebers-Moll Equations: I I E = I = α ES V exp φ I C F ES BE T V exp φ VBC R ICS 1 α exp 1 φt BE T VBC ICS 1 exp 1 φt University of Connecticut 38
39 BJT Terminal Currents I I E = I = α ES V exp φ I C F ES BE T V exp φ VBC R ICS 1 α exp 1 φt BE T VBC ICS 1 exp 1 φt Ebers-Moll Equations I α = I α = I ES F CS R S Reciprocity Theorem; I S = transport saturation current β F α F = β 1 α F R α R = 1 α R University of Connecticut 39
40 BJT Modes of Operation Cutoff. V BE < 0; V BC < 0. All currents are essentially zero. Forward Active. V BE > 0; V BC < 0. V BEA = 0.7V; I C = β F I B. Reverse Active. V BE < 0; V BC > 0. V BCA = 0.7V; I E = β R I B. Saturation. V BE > 0; V BC > 0. V BES = 0.8V; V CES = 0.1V. University of Connecticut 40
41 Integrated NPN Transistors E B C p+ n+ p+ n+ n- epitaxial layer n+ p substrate p+ Junction-isolated transistor 74xx series TTL 10k ECL E B n+ p p- C n+ n+ p substrate Oxide-isolated transistor 74Fxx TTL 74ALSxx TTL 100k ECL University of Connecticut 41
42 Integrated PNP Transistors C E B p+ p+ p+ n+ n- epitaxial layer n+ p substrate p+ Lateral PNP 74ASxx TTL 74ALSxx TTL Other Bipolar Transistors Multi-emitter NPN (used in many versions of TTL) Schottky-clamped NPN s (used in Schottky TTL) merged transistors (used in I 2 L) University of Connecticut 42
43 SPICE BJT Model base I CB RB I BE collector RC C BC C BE C CS substrate SPICE uses the Gummel- Poon model: I CB and I BE are Schockleytype current sources including adjustable emission coefficients. C BC and C BE include depletion layer and diffusion components. C CS is the collector-substrate parasitic capacitance. RE emitter RC, RB, and RE are parasitic resistances. University of Connecticut 43
44 SPICE BJT Model The DC equations used by SPICE are Schockley-type equations, with adjustable emission coefficients and beta values used to model the Kirk Effect and the Sah-Noyce-Schockley Effect. The Early Effect is modeled using VAF. I C = IS exp IS I B = BF exp I = I + I E B C VBE NFφ VBE NFφ T T VBC exp NRφ VBC 1 VAF University of Connecticut 44 IS BR T VBC exp NRφ IS VBC + 1 BR exp 1 NRφ T T 1
45 SPICE BJT Model The AC equations used by SPICE include the base-emitter, base-collector, and collector-substrate capacitances. C TF IS BE = NEφ C TR IS BC = NCφ C CS CJS = VCS 1 VJS T T exp exp MJS VBE NEφ VBC NCφ T T + + CJE VBE 1 VJE CJC VBC 1 VJC MJE MJC University of Connecticut 45
46 BJT SPICE DC Parameters symbol SPICE name description units default typical V A R B R E R C IS VAF IKF ISE NE VAR IKR ISC NC RB RBM IRB RE RC junction saturation current forward Early voltage high corner for β F falloff BE saturation current BE emission coefficient reverse Early voltage high corner for β R falloff BC saturation current BC emission coefficient base series resistance min RB at high current RB halfway to RBM emitter series resistance collector series resistance A V A A V A A Ω Ω A Ω Ω 1E RB 0 0 1E E-3 1E E-3 1E University of Connecticut 46
47 BJT SPICE AC Parameters symbol SPICE name description units default typical C BE0 φ BE m E τ F C BC0 φ BC m C τ R C CS0 φ CS m S CJE VJE MJE TF XTF VTF ITF PTF CJC VJC MJC XCJC TR CJS VJS MJS FC zero-bias EB capacitance BE built-in potential BE grading coefficient forward transit time TF bias dependence coefficient TF dependency on V BC TF dependence on I C excess phase at 1/(2πTF) zero-bias CB capacitance BC built-in potential BC grading coefficient fraction of C BC conn. to RB reverse transit time CS zero-bias capacitance CS built-in potential CS grading coefficient FB depletion capacitance coeff University of Connecticut 47 F V s V A deg F V s F V 2P N 30 2P N 2P
Bipolar Junction Transistor (BJT) Model. Model Kind. Model Sub-Kind. SPICE Prefix. SPICE Netlist Template Format
Bipolar Junction Transistor (BJT) Model Old Content - visit altiumcom/documentation Modified by Admin on Sep 13, 2017 Model Kind Transistor Model Sub-Kind BJT SPICE Prefix Q SPICE Netlist Template Format
More informationBIPOLAR JUNCTION TRANSISTOR MODELING
BIPOLAR JUNCTION TRANSISTOR MODELING Introduction Operating Modes of the Bipolar Transistor The Equivalent Schematic and the Formulas of the SPICE Gummel-Poon Model A Listing of the Gummel-Poon Parameters
More informationCharge-Storage Elements: Base-Charging Capacitance C b
Charge-Storage Elements: Base-Charging Capacitance C b * Minority electrons are stored in the base -- this charge q NB is a function of the base-emitter voltage * base is still neutral... majority carriers
More informationLecture 19 - p-n Junction (cont.) October 18, Ideal p-n junction out of equilibrium (cont.) 2. pn junction diode: parasitics, dynamics
6.720J/3.43J - Integrated Microelectronic Devices - Fall 2002 Lecture 19-1 Lecture 19 - p-n Junction (cont.) October 18, 2002 Contents: 1. Ideal p-n junction out of equilibrium (cont.) 2. pn junction diode:
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits
EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 21: Bipolar Junction Transistor Administrative Midterm Th 6:30-8pm in Sibley Auditorium Covering everything
More informationDATA SHEET. PRF957 UHF wideband transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Mar 01.
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D1 Supersedes data of 1999 Mar 1 1999 Jul 3 FEATURES PINNING Small size Low noise Low distortion High gain Gold metallization ensures excellent reliability.
More informationThe Devices. Jan M. Rabaey
The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models
More informationMemories Bipolar Transistors
Technische Universität Graz nstitute of Solid State Physics Memories Bipolar Transistors Technische Universität Graz nstitute of Solid State Physics Exams February 5 March 7 April 18 June 27 Exam Four
More informationDigital Integrated CircuitDesign
Digital Integrated CircuitDesign Lecture 5a Bipolar Transistor Dep. Region Neutral Base n(0) b B C n b0 P C0 P e0 P C xn 0 xp 0 x n(w) b W B Adib Abrishamifar EE Department IUST Contents Bipolar Transistor
More informationDevice Physics: The Bipolar Transistor
Monolithic Amplifier Circuits: Device Physics: The Bipolar Transistor Chapter 4 Jón Tómas Guðmundsson tumi@hi.is 2. Week Fall 2010 1 Introduction In analog design the transistors are not simply switches
More informationCMOS Logic Gates. University of Connecticut 181
CMOS Logic Gates University of Connecticut 181 Basic CMOS Inverter Operation V IN P O N O p-channel enhancementtype MOSFET; V T < 0 n-channel enhancementtype MOSFET; V T > 0 If V IN 0, N O is cut off and
More informationCMOS Logic Gates. University of Connecticut 172
CMOS Logic Gates University of Connecticut 172 Basic CMOS Inverter Operation V IN P O N O p-channel enhancementtype MOSFET; V T < 0 n-channel enhancementtype MOSFET; V T > 0 If V IN 0, N O is cut off and
More informationReview of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model
Content- MOS Devices and Switching Circuits Review of Band Energy Diagrams MIS & MOS Capacitor MOS TRANSISTORS MOSFET Capacitances MOSFET Static Model A Cantoni 2009-2013 Digital Switching 1 Content- MOS
More informationBFR93A. NPN Silicon RF Transistor. For low-noise, high-gain broadband amplifiers at collector currents from 2 ma to 30 ma
NPN Silicon RF Transistor For lownoise, highgain broadband amplifiers at collector currents from ma to ma VPS5 ESD: Electrostatic discharge sensitive device, observe handling precaution! Type Marking Pin
More informationInstitute of Solid State Physics. Technische Universität Graz. Exam. Feb 2, 10:00-11:00 P2
Technische Universität Graz nstitute of Solid State Physics Exam Feb 2, 10:00-11:00 P2 Exam Four questions, two from the online list. Calculator is ok. No notes. Explain some concept: (tunnel contact,
More informationSpring Semester 2012 Final Exam
Spring Semester 2012 Final Exam Note: Show your work, underline results, and always show units. Official exam time: 2.0 hours; an extension of at least 1.0 hour will be granted to anyone. Materials parameters
More informationType Marking Pin Configuration Package BFR92P GFs 1=B 2=E 3=C SOT23
NPN Silicon RF Transistor* For broadband amplifiers up to GHz and fast nonsaturated switches at collector currents from 0.5 ma to 0 ma Complementary type: BFT9 (PNP) * Short term description ESD (Electrostatic
More information12. Memories / Bipolar transistors
Technische Universität Graz Institute of Solid State Physics 12. Memories / Bipolar transistors Jan. 9, 2019 Technische Universität Graz Institute of Solid State Physics Exams January 31 March 8 May 17
More informationForward-Active Terminal Currents
Forward-Active Terminal Currents Collector current: (electron diffusion current density) x (emitter area) diff J n AE qd n n po A E V E V th ------------------------------ e W (why minus sign? is by def.
More informationBFP193. NPN Silicon RF Transistor*
NPN Silicon RF Transistor* For low noise, highgain amplifiers up to GHz For linear broadband amplifiers f T = 8 GHz, F = db at 900 MHz * Short term description ESD (Electrostatic discharge) sensitive device,
More informationECE-305: Spring 2018 Final Exam Review
C-305: Spring 2018 Final xam Review Pierret, Semiconductor Device Fundamentals (SDF) Chapters 10 and 11 (pp. 371-385, 389-403) Professor Peter Bermel lectrical and Computer ngineering Purdue University,
More informationBFP196W. NPN Silicon RF Transistor*
NPN Silicon RF Transistor* For low noise, low distortion broadband amplifiers in antenna and telecommunications systems up to 1.5 GHz at collector currents from 20 ma to 80 ma Power amplifier for DECT
More informationSemiconductor Device Modeling and Characterization EE5342, Lecture 15 -Sp 2002
Semiconductor Device Modeling and Characterization EE5342, Lecture 15 -Sp 2002 Professor Ronald L. Carter ronc@uta.edu http://www.uta.edu/ronc/ L15 05Mar02 1 Charge components in the BJT From Getreau,
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type
More informationESD (Electrostatic discharge) sensitive device, observe handling precaution! Type Marking Pin Configuration Package BFR181 RFs 1=B 2=E 3=C SOT23
NPN Silicon RF Transistor* For low noise, highgain broadband amplifiers at collector currents from 0.5 ma to ma f T = 8 GHz, F = 0.9 db at 900 MHz Pbfree (RoHS compliant) package ) Qualified according
More informationBFP193. NPN Silicon RF Transistor* For low noise, high-gain amplifiers up to 2 GHz For linear broadband amplifiers f T = 8 GHz, F = 1 db at 900 MHz
NPN Silicon RF Transistor* For low noise, highgain amplifiers up to GHz For linear broadband amplifiers f T = 8 GHz, F = db at 900 MHz Pbfree (RoHS compliant) package ) Qualified according AEC Q * Short
More informationESD (Electrostatic discharge) sensitive device, observe handling precaution! Type Marking Pin Configuration Package BFR183W RHs 1=B 2=E 3=C SOT323
NPN Silicon RF Transistor* For low noise, highgain broadband amplifiers at collector currents from ma to 0 ma f T = 8 GHz, F = 0.9 db at 900 MHz Pbfree (RoHS compliant) package ) Qualified according AEC
More informationLecture 17 - The Bipolar Junction Transistor (I) Forward Active Regime. April 10, 2003
6.012 - Microelectronic Devices and Circuits - Spring 2003 Lecture 17-1 Lecture 17 - The Bipolar Junction Transistor (I) Contents: Forward Active Regime April 10, 2003 1. BJT: structure and basic operation
More informationfigure shows a pnp transistor biased to operate in the active mode
Lecture 10b EE-215 Electronic Devices and Circuits Asst Prof Muhammad Anis Chaudhary BJT: Device Structure and Physical Operation The pnp Transistor figure shows a pnp transistor biased to operate in the
More informationBFP196W. NPN Silicon RF Transistor*
NPN Silicon RF Transistor* For low noise, low distortion broadband amplifiers in antenna and telecommunications systems up to 1.5 GHz at collector currents from 20 ma to 80 ma Power amplifier for DECT
More informationBipolar Junction Transistor (BJT) - Introduction
Bipolar Junction Transistor (BJT) - Introduction It was found in 1948 at the Bell Telephone Laboratories. It is a three terminal device and has three semiconductor regions. It can be used in signal amplification
More informationBJT - Mode of Operations
JT - Mode of Operations JTs can be modeled by two back-to-back diodes. N+ P N- N+ JTs are operated in four modes. HO #6: LN 251 - JT M Models Page 1 1) Forward active / normal junction forward biased junction
More informationStep 1. Finding V M. Goal: Þnd V M = input voltage for the output = V M both transistors are saturated at V IN = V M since
Step 1. Finding V M Goal: Þnd V M = input voltage for the output = V M both transistors are saturated at V IN = V M since V DSn = V M - 0 > V M - V Tn V SDp = V DD - V M = (V DD - V M ) V Tp Equate drain
More informationLecture 17 The Bipolar Junction Transistor (I) Forward Active Regime
Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime Outline The Bipolar Junction Transistor (BJT): structure and basic operation I V characteristics in forward active regime Reading Assignment:
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More informationTHE INVERTER. Inverter
THE INVERTER DIGITAL GATES Fundamental Parameters Functionality Reliability, Robustness Area Performance» Speed (delay)» Power Consumption» Energy Noise in Digital Integrated Circuits v(t) V DD i(t) (a)
More informationLecture 27: Introduction to Bipolar Transistors
NCN www.nanohub.org ECE606: Solid State Devices Lecture 27: Introduction to ipolar Transistors Muhammad Ashraful Alam alam@purdue.edu Alam ECE 606 S09 1 ackground E C E C ase! Point contact Germanium transistor
More informationThe Devices. Devices
The The MOS Transistor Gate Oxyde Gate Source n+ Polysilicon Drain n+ Field-Oxyde (SiO 2 ) p-substrate p+ stopper Bulk Contact CROSS-SECTION of NMOS Transistor Cross-Section of CMOS Technology MOS transistors
More informationSemiconductor Physics fall 2012 problems
Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each
More informationBipolar junction transistor operation and modeling
6.01 - Electronic Devices and Circuits Lecture 8 - Bipolar Junction Transistor Basics - Outline Announcements Handout - Lecture Outline and Summary; Old eam 1's on Stellar First Hour Eam - Oct. 8, 7:30-9:30
More informationSolid State Electronics. Final Examination
The University of Toledo EECS:4400/5400/7400 Solid State Electronic Section elssf08fs.fm - 1 Solid State Electronics Final Examination Problems Points 1. 1. 14 3. 14 Total 40 Was the exam fair? yes no
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon
More informationR. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6
R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition Figures for Chapter 6 Free electron Conduction band Hole W g W C Forbidden Band or Bandgap W V Electron energy Hole Valence
More informationCLASS 3&4. BJT currents, parameters and circuit configurations
CLASS 3&4 BJT currents, parameters and circuit configurations I E =I Ep +I En I C =I Cp +I Cn I B =I BB +I En -I Cn I BB =I Ep -I Cp I E = I B + I C I En = current produced by the electrons injected from
More informationSchottky Rectifiers Zheng Yang (ERF 3017,
ECE442 Power Semiconductor Devices and Integrated Circuits Schottky Rectifiers Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Schottky Rectifier Structure 2 Metal-Semiconductor Contact The work function
More informationCurrent mechanisms Exam January 27, 2012
Current mechanisms Exam January 27, 2012 There are four mechanisms that typically cause currents to flow: thermionic emission, diffusion, drift, and tunneling. Explain briefly which kind of current mechanisms
More informationType Marking Pin Configuration Package BGA427 BMs 1, IN 2, GND 3, +V 4, Out SOT343. Maximum Ratings Parameter Symbol Value Unit Device current I D
BGA7 SiMMICAmplifier in SIEGET Technologie Cascadable 0 Ωgain block Unconditionally stable Gain S = 8. db at.8 GHz (Appl.) gain S = db at.8 GHz (Appl.) IP out = +7 dbm at.8 GHz (V D =V, I D =9.mA) Noise
More informationLecture 15 - The pn Junction Diode (I) I-V Characteristics. November 1, 2005
6.012 - Microelectronic Devices and Circuits - Fall 2005 Lecture 15-1 Lecture 15 - The pn Junction Diode (I) I-V Characteristics November 1, 2005 Contents: 1. pn junction under bias 2. I-V characteristics
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationLecture 23: Negative Resistance Osc, Differential Osc, and VCOs
EECS 142 Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California,
More informationjunctions produce nonlinear current voltage characteristics which can be exploited
Chapter 6 P-N DODES Junctions between n-and p-type semiconductors are extremely important foravariety of devices. Diodes based on p-n junctions produce nonlinear current voltage characteristics which can
More informationCMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors
CMOS Devices PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors PN Junctions Diffusion causes depletion region D.R. is insulator and establishes barrier
More informationEE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET
EE 230 Lecture 33 Nonlinear Circuits and Nonlinear Devices Diode BJT MOSFET Review from Last Time: n-channel MOSFET Source Gate L Drain W L EFF Poly Gate oxide n-active p-sub depletion region (electrically
More informationIntroduction to Power Semiconductor Devices
ECE442 Power Semiconductor Devices and Integrated Circuits Introduction to Power Semiconductor Devices Zheng Yang (ERF 3017, email: yangzhen@uic.edu) Power Semiconductor Devices Applications System Ratings
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More information6.012 Electronic Devices and Circuits
Page 1 of 12 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits FINAL EXAMINATION Open book. Notes: 1. Unless
More informationAbout Modeling the Reverse Early Effect in HICUM Level 0
About Modeling the Reverse Early Effect in HICUM Level 0 6 th European HICUM Workshop, June 12-13, 2006, Heilbronn Didier CELI, STMicroelectronics 1/21 D. Céli Purpose According to the bipolar models,
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More information****** bjt model parameters tnom= temp= *****
****** HSPICE H 2013.03 64 BIT (Feb 27 2013) RHEL64 ****** Copyright (C) 2013 Synopsys, Inc. All Rights Reserved. Unpublished rights reserved under US copyright laws. This program is protected by law and
More informationStudent Number: CARLETON UNIVERSITY SELECTED FINAL EXAMINATION QUESTIONS
Name: CARLETON UNIVERSITY SELECTE FINAL EXAMINATION QUESTIONS URATION: 6 HOURS epartment Name & Course Number: ELEC 3908 Course Instructors: S. P. McGarry Authorized Memoranda: Non-programmable calculators
More informationELEC 3908, Physical Electronics, Lecture 17. Bipolar Transistor Injection Models
LC 3908, Physical lectronics, Lecture 17 Bipolar Transistor njection Models Lecture Outline Last lecture looked at qualitative operation of the BJT, now want to develop a quantitative model to predict
More informationDiodes. anode. cathode. cut-off. Can be approximated by a piecewise-linear-like characteristic. Lecture 9-1
Diodes mplest nonlinear circuit element Basic operation sets the foundation for Bipolar Junction Transistors (BJTs) Also present in Field Effect Transistors (FETs) Ideal diode characteristic anode cathode
More informationELEC 3908, Physical Electronics, Lecture 18. The Early Effect, Breakdown and Self-Heating
ELEC 3908, Physical Electronics, Lecture 18 The Early Effect, Breakdown and Self-Heating Lecture Outline Previous 2 lectures analyzed fundamental static (dc) carrier transport in the bipolar transistor
More information2007 Fall: Electronic Circuits 2 CHAPTER 10. Deog-Kyoon Jeong School of Electrical Engineering
007 Fall: Electronic Circuits CHAPTER 10 Digital CMOS Logic Circuits Deog-Kyoon Jeong dkjeong@snu.ac.kr k School of Electrical Engineering Seoul lnational luniversity it Introduction In this chapter, we
More informationDiodes for Power Electronic Applications
Lecture Notes Diodes for Power Electronic Applications William P. Robbins Professor, Dept. of Electrical and Computer Engineering University of Minnesota OUTLINE PN junction power diode construction Breakdown
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationCMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)
CMPEN 411 VLSI Digital Circuits Lecture 04: CMOS Inverter (static view) Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN
More informationEE105 Fall 2015 Microelectronic Devices and Circuits: Semiconductor Fabrication and PN Junctions
EE105 Fall 2015 Microelectronic Devices and Circuits: Semiconductor Fabrication and PN Junctions Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 pn Junction p-type semiconductor in
More informationEE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR
EE 23 Lecture 3 THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR Quiz 3 Determine I X. Assume W=u, L=2u, V T =V, uc OX = - 4 A/V 2, λ= And the number is? 3 8 5 2? 6 4 9 7 Quiz 3
More informationHoles (10x larger). Diode currents proportional to minority carrier densities on each side of the depletion region: J n n p0 = n i 2
Part V. (40 pts.) A diode is composed of an abrupt PN junction with N D = 10 16 /cm 3 and N A =10 17 /cm 3. The diode is very long so you can assume the ends are at x =positive and negative infinity. 1.
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More information6.012 Electronic Devices and Circuits
Page 1 of 1 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.12 Electronic Devices and Circuits Exam No. 1 Wednesday, October 7, 29 7:3 to 9:3
More informationPN Junction and MOS structure
PN Junction and MOS structure Basic electrostatic equations We will use simple one-dimensional electrostatic equations to develop insight and basic understanding of how semiconductor devices operate Gauss's
More informationSwitching circuits: basics and switching speed
ECE137B notes; copyright 2018 Switching circuits: basics and switching speed Mark Rodwell, University of California, Santa Barbara Amplifiers vs. switching circuits Some transistor circuit might have V
More informationECE 497 JS Lecture - 12 Device Technologies
ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More informationELEC 3908, Physical Electronics, Lecture 19. BJT Base Resistance and Small Signal Modelling
ELEC 3908, Physical Electronics, Lecture 19 BJT Base Resistance and Small Signal Modelling Lecture Outline Lecture 17 derived static (dc) injection model to predict dc currents from terminal voltages This
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
igital Integrated Circuits A esign Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The evices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationDevices. chapter Introduction. 1.2 Silicon Conductivity
chapter 1 Devices 1.1 Introduction The properties and performance of analog bicmos integrated circuits are dependent on the devices used to construct them. This chapter is a review of the operation of
More informationEEE 421 VLSI Circuits
EEE 421 CMOS Properties Full rail-to-rail swing high noise margins» Logic levels not dependent upon the relative device sizes transistors can be minimum size ratioless Always a path to V dd or GND in steady
More informationMOSFET and CMOS Gate. Copy Right by Wentai Liu
MOSFET and CMOS Gate CMOS Inverter DC Analysis - Voltage Transfer Curve (VTC) Find (1) (2) (3) (4) (5) (6) V OH min, V V OL min, V V IH min, V V IL min, V OHmax OLmax IHmax ILmax NM L = V ILmax V OL max
More informationLecture 11: MOS Transistor
Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Cross-section and layout
More informationRecitation 17: BJT-Basic Operation in FAR
Recitation 17: BJT-Basic Operation in FAR BJT stands for Bipolar Junction Transistor 1. Can be thought of as two p-n junctions back to back, you can have pnp or npn. In analogy to MOSFET small current
More informationUNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 105: Microelectronic Devices and Circuits Spring 2008 MIDTERM EXAMINATION #1 Time
More informationSession 6: Solid State Physics. Diode
Session 6: Solid State Physics Diode 1 Outline A B C D E F G H I J 2 Definitions / Assumptions Homojunction: the junction is between two regions of the same material Heterojunction: the junction is between
More informationEECS130 Integrated Circuit Devices
EECS130 Integrated Circuit Devices Professor Ali Javey 10/02/2007 MS Junctions, Lecture 2 MOS Cap, Lecture 1 Reading: finish chapter14, start chapter16 Announcements Professor Javey will hold his OH at
More informationLecture 35 - Bipolar Junction Transistor (cont.) November 27, Current-voltage characteristics of ideal BJT (cont.)
6.720J/3.43J - Integrated Microelectronic Devices - Fall 2002 Lecture 35-1 Lecture 35 - Bipolar Junction Transistor (cont.) November 27, 2002 Contents: 1. Current-voltage characteristics of ideal BJT (cont.)
More informationFor the following statements, mark ( ) for true statement and (X) for wrong statement and correct it.
Benha University Faculty of Engineering Shoubra Electrical Engineering Department First Year communications. Answer all the following questions Illustrate your answers with sketches when necessary. The
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
More information13. Bipolar transistors
Technische Universität Graz Institute of Solid State Physics 13. Bipolar transistors Jan. 16, 2019 Technische Universität Graz Institute of Solid State Physics bipolar transistors npn transistor collector
More informationFundamentals of Semiconductor Physics
Fall 2007 Fundamentals of Semiconductor Physics 万 歆 Zhejiang Institute of Modern Physics xinwan@zimp.zju.edu.cn http://zimp.zju.edu.cn/~xinwan/ Transistor technology evokes new physics The objective of
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationECE 342 Solid State Devices & Circuits 4. CMOS
ECE 34 Solid State Devices & Circuits 4. CMOS Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 34 Jose Schutt Aine 1 Digital Circuits V IH : Input
More informationECE PN Junctions and Diodes
ECE 342 2. PN Junctions and iodes Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu ECE 342 Jose Schutt Aine 1 B: material dependent parameter = 5.4 10
More informationCHAPTER 15 CMOS DIGITAL LOGIC CIRCUITS
CHAPTER 5 CMOS DIGITAL LOGIC CIRCUITS Chapter Outline 5. CMOS Logic Gate Circuits 5. Digital Logic Inverters 5.3 The CMOS Inverter 5.4 Dynamic Operation of the CMOS Inverter 5.5 Transistor Sizing 5.6 Power
More informationENGR890 Digital VLSI Design Fall Lecture 4: CMOS Inverter (static view)
ENGR89 Digital VLSI Design Fall 5 Lecture 4: CMOS Inverter (static view) [Adapted from Chapter 5 of Digital Integrated Circuits, 3, J. Rabaey et al.] [Also borrowed from Vijay Narayanan and Mary Jane Irwin]
More informationCMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance
CMOS INVERTER Last Lecture Metrics for qualifying digital circuits»cost» Reliability» Speed (delay)»performance 1 Today s lecture The CMOS inverter at a glance An MOS transistor model for manual analysis
More informationElectronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices
Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage
More information