MOS TRANSISTOR PRESSURE SENSOR
|
|
- Hope York
- 6 years ago
- Views:
Transcription
1 MOS TRANSSTOR PRESSURE SENSOR Salvador Alcantara. Antonio Cerdeira and Gabriel RomeroParedes Seccion de Elecrronica del Estadu dido. Depto. de lngenieria Elecrrica CNVESTAV PN. Av. PN No A.P , Mexico D.F. Abstract An expression that describes the behavior of the channel mobility of a Metal Oxide Semiconductor Transistor ( MOST) under pressure. longitudinally oriented with respect to the edge of a silicon square diaphragm. used as a pressure sensor, is derived. * This expression is incorporated into PSPCE. to allow themodeling of transistors under pressure, by means of this conventional simulator. An integrated readout circuit consisting of four active MOST, four dummy MOST and two differential amplifiers is presented. which provides a linear variation dependence between pressure and output voltage, for pressures between 0 and 100 kpa with an output of 250 mv at maximum pressure. This circuit also provides compensation for the output voltage dependence on temperature and channel misalignment with respect to the edge of the diaphragm. Keywords: Microelectromechanical. MOST model. Pressure sensor ntroduction Computers communicate with real world through sensor devices that convert physical or chemical signals into electronically tractable ones. These electronic systems require sensors. compatible with their advanced technology, [ ], giving rise to a new branch in microelectronics called Microelectromechanical (MEM) devices that permits the integration of the sensors with their readout electronics. MEM pressure sensors are now widely used in industry, medicine and research. They are fabricated using Micromachining Techniques to delineate the diaphragm and Planar Technology for the readout circuit. Usually. a square diaphragm is integrated into the silicon die. The conversion of pressure into an electric signal is carried out by means of a capacitive. optic or piezoresistivesensitive device, [2]. Semiconductor pressure sensors commercially available are most frequently based on a difhsed resistor bridge. with resistors appropriately positioned relatively to the square diaphragm. to detect the deflections of the diaphragm by means of the piezoresistive effect of the resistances. High thermal unstability, selfheating and an abrupt decrease in the device sensibility due to the misalignment of the resistors with respect to the diaphragm edges are the principal disadvantages of these piezoresistive sensors. This type of sensors require thermistors in the readout circuit to compensate for temperature variations and laser trimming to precisely balance the resistive bridge [3]. They also require very small size resistances to be located very close to the diaphragm edge. 11. Pressure effects on a MOST When pressure is applied to a square silicon diaphragm formed by selective etching. a stress distribution will appear throughout the membrane. The analysis of the stress distribution present in one quadrant of a square membrane can be found in [4]. The normalized stress acting along axis x. can be expressed as: where: h is the diaphragm thickness, is the length of the diaphragm side: P is the applied pressure and o, isthe srress along axis x. for a given x and y coordinates. where coordinates x and.. can also be normalized and expressed as.t = x / 1 and y= yll. The normalized stress along axis.y for y 4, and y=0.5 calculated in [4] are shown in Fig. b. As can be seen. this stress for y=o varies linearly with.t in the interval T 10.5 and can be expressed in this re,' 0ion as: qr = (2317)e.T0.864 (2) t can also be seen from Fig. b. that for y 0.5. the normalized stress along.t, (a, ), varies little with coordinate in the interval 0 F n addition. interpolating the calculated values of q, for 0.43 y and 74. it can be estimated
2 that the stress in this region will also vary linearly with axis y and can be expressed as: Since this behavior occurs at any of the diaphragm edges. we can consider the whole stress acting at any of them. as the superposition of the stress given by eqn (2) acting perpendicular to the edge. and the stress given by eqn (3) acting parallel to the edge. The regions where the stress can be expressed through eqn 1 and 3 are shown in Fig. la. &m Fig. a) Position of the selected areas on the diaphragm. b) Normalized stress for 7 =O and 7 =0.5 as function of F. From another point of view. when pressure is applied to the channel of a MOST. changes in channel conductance. have been observed and reported by several authors [S 121. From these previous works, it is clear that when a MOST is constructed on a silicon diaphragm as shown in Fig. 2. the pressure applied on the diaphragm will generate a stress that will change the conductance of the MOST channel. f the MOST is operated in saturation region. the constant value of the drain current will change with pressure. n this paper. we derive an expression that relates the channel mobility with the pressure in order to model the behavior of a MOS transistor under pressure. As it is known. the resistivity depends on mobility, and since the piezoresistive effect can be expressed through the relative variation of resistivity [2]. the relative variation of mobility can be expressed as [4]: where q and o, are the longitudinal and transversal components of the stress with respect to the length of the MOST channel: scl and x, are the corresponding piezoresistive coefficients. Both components are function of the diaphragm side size and pressure. Fig. 2 Structure of a PMOS transistor on the edge of a silicon square diaphragm. Substituting eqn (1) and (3) into eqn (4) and averaging the longitudinal and transversal stress components in an area that must be located inside the previously defined regions where eqn. (2) and (3) are valid, KP. for (100) orientation and hll = 100 can be expressed as: Kpl = ( F). 1 o~ P = (a by) P (5) where a=5.724x 10". b= 13.75~ 10. f & is the value of the carrier mobility in the channel under stress. and p,, is the value of the carrier mobility in the channel with no pressure applied. the variation of the carrier mobility due to the applied pressure can be expressed as: AP= Pp C4h where,up is equal to: Pp = w (1&). (6) The general expression for the drain current when pressure is applied to the MOST is: where F involves the pressure independent terms and all the pressure dependence resides in the mobility h. The calculation of the drain current is performed for the case when the transistor channel is parallel to one of the diaphragm edges. and the channel width lies on the diaphragm at a distance of less than (0.07)x(f) from the diaphragm edge toward the center (see Fig. ). Fig. 3 shows the relative position of the MOST with respect to the diaphra. The applied pressure will deform the channel, providing a channel width increment distributed along x axis that is also a function of the x coordinate. This channel width increment produces an increment of the channel current: the new channel current can be calculate by integrating between x, and xl (W = xz x,) the expression for the current differential:
3 L The total current will be: (9) f the current for the MOST with na pressure applied (P=O) is lo. then An important case occurs when the channel overlaps the frame. f the channel width on the diaphragm is Wl and on the frame is W2. the whole current wiikbe the sum of the current affected by the channel deformation. and the current 12. nonaffected by the deformation. (see Fig. 4). n this case the relative channel current variation can be expressed as:... f om : W the center 4. edge Fig2 Longitudinal MOST placed along the diaphragm edge. When two MOS transistors placed on the opposite sides of a diaphragm are connected in parallel. see Fig. 4. the whole current can be expressed as: where d is the misalignment. due to photolitho,gaphy. For diaphragm dimensions of = 1500 mm and h = 15 mm. and a misalignment d varying from 0 to 5 mm. the current variation, expressed by eqn 12 is shown in Table. Notice that a relative variation of the current of only 0.01 % occurs for a misalignment as big as 5 Crm. ntegrated pressure sensor The analytical expression for the carrier mobility in a MOST channel under pressure given by eqn 5 can be easily introduced into the PSPCE MOST models to provide the possibility of a simultaneous analysis of the behavior of a MOST under pressure. together with other MOST electronic readout circuit integrated with the silicon diaphragm. The readout circuit integrated with the diaphragm type MEM pressure sensor consists of four MOS transistors located on the diaphragm (T T4). overlapping the edge ofthe frame: four identical MOST located on the frame and used as dummy MOST (Dl D4). (see Fig.5). that are connected as a Wheatstone bridge in order to obtain a good thermal stability and Fig. 4 frame. Longitudinal MOST overlapping the tolerance to the misalignment with respect to the frame edge. n order to amplify the differential output of this bridge. two differential amplifier stages are added. The interconnection and the dimensions of the different elements of the circuit are shown in Fig. 6. n order to increase the piezoresistive sensibility to pressure of the MOST channel. P channel transistors and ( 00) orientation substrates are recommended. All the transistors are fabricated with a standard PMOS Planar Technology which simplifies the fabrication process.
4 Table Current variation due to channel misali, ~nment for 1=1500 pn and h=15 w.n for two MOST placed at opposite sides of the diaphragm and connected in parallel. Fig. 6 MOST pressure sensor bridge and the differential voltage amplifiers. Fig.5 Relative position of the 4 sensitive MOST on the diaphragm and the 4 dummy MOST on the frame. V. Simulation results The circuit shown in Fig. 6. designed for a PMOS technology with oxide thickness of 60 nm. substrate concentration of 1015 cm", and (100) orientation. was electrically simulated with the PSPCE. using level 3 and incorporating eqn 6 to describe the dependence of mobility with pressure. The pressure was varied from 0 to 100 kpa. This circuit has only one voltage source of 5 v. The response of the bridge and the complete circuit as a function of pressure variations is shown in Fig. 7. They present a linear behavior with a sensibility at 27 "C of 0.15 mvkpa and 225 mvkpa respectively. The differential output at 100 kpa is 225 mv. The bridge and the readout circuit were analyzed for thermal stabibility. from 0 to 80 "C at 100 kpa. The results are shown in Table 2. The bridge sensibility.at 80 "C is of 0.05 kpa / OC. which represents a variation of the sensibility referred to its value at 27 "C of 2.6%: the complete circuit sensibility at the same conditions is 0.05 kpa / OC. representing a 2.7% with respect to its value at 27 "C. The bridge and the complete circuit sensibility to variations in the voltage source VD. at a pressure of 100 kpa are shown in Table 3. For a variation of f 10% in V,. the output voltage varies less than 10 %. V. Conclusions An analytical expression for the channel carrier mobility as a function of the pressure applied to the MOST is derived for transistors with their channels located parallel to an edge of the silicon diaphragm. This expression can be incorporated in PSPCE MOST models, so that the simulation of the pressure sensor can be performed together with its readout electronics.
5 at a maximum pressure of 1 OOkPa, with.a channel misalignment of 5 mm. is lcs than These results are superior to those found in literature. when readout circuits do ;.. incorporate special electronics for temperature compensation. Acknowledgment The authors acknowledge Cr. Magali Estrada for helpful discussions and suggestions. This work was supported by CONACyT Fig. 7 bridge. A,% P [kpa] ~es~onse of the amplifier, A. and the a fiinction of pressure at 27 OC and 80 C. Table 7 Thermal sensibility of the bridge and the readout circuit at 00 kpa T T BRDGE AMPLFER 1 OUTPUT. mv OUTPUT. mv Table 3 Sensibility to voltage variation of Vn for the bridge and readouicircuit at TOO kpa VD, BRDGE AMPLFER 1 V OUTPUT. mv OUTPUT. mv A new MEM pressure integrated sensor consisting of a silicon diaphragm. eight PMOS transistors in a Wheastone bridge configuntion and two simples PMOS differential amplifiers stages that uses only one voltage source. is presented and simulated. This design gives high differential output. improves themil stability and increases the tolerance to the channel misalignment with respect to the edges of the membrane. The simulation results show a lineal output in the full range of 0 to 100 kpa; with a sensibility of 2.2 mv/ kpa at VD= 5 V, and 27 "C. The variation of the differential output with temperature. in the interval from 0 to 80 C. is of 0.05 kpa / "C. The output variation References M. Sze. Semiconductor Sensors, J. Willey (1994) Kanda Pie:oresistance effect of silicon. Sensors and Actuators A. 28 ( 199 ). E. Petersen. Silicon as mechanical material. Proceedings of the EEE. Vol. 70, No 5. May pp Clark, Pressure Sensitivin in anisotropical!~ Etched ThinDiaphragm Pressure Sensors. EEE Trans Electron Devices. Vol. DE26. No 12 Dec Colman. R.T. Bate. J. P. Mize. Mobilih. Anisotropy and Picoresistance in Silicon p Tpe nversion Lqvers, J. of Applied Physics. Vol. 39. NO. 4, (1968), P. Dorey, T. S. Maddern. The effect of strain on MOS transistors, Solid State Electronics Dorda Piezoresistance in Qtrantijed Conduction Bands in Silicon lnversion Lqvers. Journal of Applied Physics, Vol 42. N 5, April pp P. Dorey.4 high sensitivity semiconductor strain sensitive circuit. Solid State Electronics. Vol. 18, ( 1975) Canali. G Ferla. B. Morten and A Taroni. Pie:oresistivip effects in MOSFET tlsefirl for pressure transdtrcers, J. Phys. D Appl. Phys.. Vol , pp [ 101 M ikos hiba. StressSensitive properties of SiliconGate MOS Devices, Solid State Electronics. Vol. 24 pp [ ] Neumeister. G. Shuster and W. Von MLlnch. A Silicon Pressure Sensor using MOS Ring Oscilla~ors. Sensors and Actuators, 7 (1985) [21 Wang, J. Suski. D. Collard. E. Dubois. Piezorresistivig effects in nrcosfet devices, Sensors and Actuators A. 34. (1992) 5965.
Piezoresistive Sensors
Piezoresistive Sensors Outline Piezoresistivity of metal and semiconductor Gauge factor Piezoresistors Metal, silicon and polysilicon Close view of the piezoresistivity of single crystal silicon Considerations
More informationEvaluation of Pressure Sensor Performance Dr. Lynn Fuller Webpage:
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Evaluation of Pressure Sensor Performance Webpage: http://people.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604 Tel (585) 475-2035
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationPiezoresistive sensors
Perform a basic bridge analysis, specifically, find output voltage as a function of input voltage and the various resistances, and find the relationship between output voltage and changes in resistance.
More informationarxiv: v2 [cond-mat.mes-hall] 9 Nov 2017
arxiv:1601.01962v2 [cond-mat.mes-hall] 9 Nov 2017 Zeszyty Naukowe WWSI, No 13, Vol. 9, 2015, pp. 103-126 Behavioral modeling of stressed MOSFET Zenon Gniazdowski * Warsaw School of Computer Science Abstract
More informationELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft
ELEN0037 Microelectronic IC Design Prof. Dr. Michael Kraft Lecture 2: Technological Aspects Technology Passive components Active components CMOS Process Basic Layout Scaling CMOS Technology Integrated
More informationPublished by: PIONEER RESEARCH & DEVELOPMENT GROUP(
MEMS based Piezo resistive Pressure Sensor Swathi Krishnamurthy 1, K.V Meena 2, E & C Engg. Dept., The Oxford College of Engineering, Karnataka. Bangalore 560009 Abstract The paper describes the performance
More informationElectronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi
Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi Module No. #05 Lecture No. #02 FETS and MOSFETS (contd.) In the previous lecture, we studied the working
More informationSlide 1. Temperatures Light (Optoelectronics) Magnetic Fields Strain Pressure Displacement and Rotation Acceleration Electronic Sensors
Slide 1 Electronic Sensors Electronic sensors can be designed to detect a variety of quantitative aspects of a given physical system. Such quantities include: Temperatures Light (Optoelectronics) Magnetic
More informationChapter 4 Field-Effect Transistors
Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More informationOutline. 4 Mechanical Sensors Introduction General Mechanical properties Piezoresistivity Piezoresistive Sensors Capacitive sensors Applications
Sensor devices Outline 4 Mechanical Sensors Introduction General Mechanical properties Piezoresistivity Piezoresistive Sensors Capacitive sensors Applications Introduction Two Major classes of mechanical
More informationFoundations of MEMS. Chang Liu. McCormick School of Engineering and Applied Science Northwestern University. International Edition Contributions by
Foundations of MEMS Second Edition Chang Liu McCormick School of Engineering and Applied Science Northwestern University International Edition Contributions by Vaishali B. Mungurwadi B. V. Bhoomaraddi
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationOperation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS
Operation and Modeling of The MOS Transistor Second Edition Yannis Tsividis Columbia University New York Oxford OXFORD UNIVERSITY PRESS CONTENTS Chapter 1 l.l 1.2 1.3 1.4 1.5 1.6 1.7 Chapter 2 2.1 2.2
More informationEE105 - Fall 2005 Microelectronic Devices and Circuits
EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture
More information6.012 Electronic Devices and Circuits Spring 2005
6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):
More informationsensors Article Anh Vang Tran ID, Xianmin Zhang and Benliang Zhu *
sensors Article Mechanical Structural Design of a Piezoresistive Pressure Sensor for Low-Pressure Measurement: A Computational Analysis by Increases in the Sensor Sensitivity Anh Vang Tran ID, Xianmin
More informationSensors, Signals and Noise 1 COURSE OUTLINE. Introduction Signals and Noise Filtering Sensors: Strain Gauges. Signal Recovery, 2017/2018 Strain Gauges
Sensors, Signals and Noise 1 COURSE OUTLINE Introduction Signals and Noise Filtering Sensors: Strain Gauges Strain Gauges 2 Stress and strain in elastic materials Piezoresistive Effect Strain Gauge principle
More informationFundamental Theory and Design of Micro Pressure Sensor
Chapter 4 Fundamental Theory and Design of Micro Pressure Sensor Pressure sensor fabricated in this work is based on the piezoresistors. These piezoresistors undergo a change in resistance due to the applied
More informationBiosensors and Instrumentation: Tutorial 2
Biosensors and Instrumentation: Tutorial 2. One of the most straightforward methods of monitoring temperature is to use the thermal variation of a resistor... Suggest a possible problem with the use of
More informationSemiconductor Physics fall 2012 problems
Semiconductor Physics fall 2012 problems 1. An n-type sample of silicon has a uniform density N D = 10 16 atoms cm -3 of arsenic, and a p-type silicon sample has N A = 10 15 atoms cm -3 of boron. For each
More informationEE382M-14 CMOS Analog Integrated Circuit Design
EE382M-14 CMOS Analog Integrated Circuit Design Lecture 3, MOS Capacitances, Passive Components, and Layout of Analog Integrated Circuits MOS Capacitances Type of MOS transistor capacitors Depletion capacitance
More informationInstitute for Electron Microscopy and Nanoanalysis Graz Centre for Electron Microscopy
Institute for Electron Microscopy and Nanoanalysis Graz Centre for Electron Microscopy Micromechanics Ass.Prof. Priv.-Doz. DI Dr. Harald Plank a,b a Institute of Electron Microscopy and Nanoanalysis, Graz
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationMOS Transistor Properties Review
MOS Transistor Properties Review 1 VLSI Chip Manufacturing Process Photolithography: transfer of mask patterns to the chip Diffusion or ion implantation: selective doping of Si substrate Oxidation: SiO
More informationSENSOR DEVICES MECHANICAL SENSORS
SENSOR DEVICES MECHANICAL SENSORS OUTLINE 4 Mechanical Sensors Introduction General mechanical properties Piezoresistivity Piezoresistive sensors Capacitive sensors Applications INTRODUCTION MECHANICAL
More informationLecture 11: MOS Transistor
Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Cross-section and layout
More informationSECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University
NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula
More informationPractice 3: Semiconductors
Practice 3: Semiconductors Digital Electronic Circuits Semester A 2012 VLSI Fabrication Process VLSI Very Large Scale Integration The ability to fabricate many devices on a single substrate within a given
More informationIntroduction and Background
Analog CMOS Integrated Circuit Design Introduction and Background Dr. Jawdat Abu-Taha Department of Electrical and Computer Engineering Islamic University of Gaza jtaha@iugaza.edu.ps 1 Marking Assignments
More information! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)
ESE370: ircuitlevel Modeling, Design, and Optimization for Digital Systems Lec 7: September 20, 2017 MOS Transistor Operating Regions Part 1 Today! PN Junction! MOS Transistor Topology! Threshold! Operating
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationStrain Measurement. Prof. Yu Qiao. Department of Structural Engineering, UCSD. Strain Measurement
Strain Measurement Prof. Yu Qiao Department of Structural Engineering, UCSD Strain Measurement The design of load-carrying components for machines and structures requires information about the distribution
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits
EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM
More informationLecture 04 Review of MOSFET
ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D
More informationWheatstone Bridge Nonlinearity
Index: Nonlinearity Wheatstone Bridge Nonlinearity Introduction General Considerations The "Unbalanced" Circuit The Unbalanced Circuit Table of Contents Output & Nonlinearity with Various Bridge/Strain
More informationMODELING OF T-SHAPED MICROCANTILEVER RESONATORS. Margarita Narducci, Eduard Figueras, Isabel Gràcia, Luis Fonseca, Joaquin Santander, Carles Cané
Stresa, Italy, 5-7 April 007 MODELING OF T-SHAPED MICROCANTILEVER RESONATORS Margarita Narducci, Eduard Figueras, Isabel Gràcia, Luis Fonseca, Joaquin Santander, Carles Centro Nacional de Microelectrónica
More informationStrain and Force San José State University A. Mysore Spring 2009
Strain and Force Strain Gage Measures strain as a change in length L, observed by change in resistance R, for a given resistivity ρ and cross-sectional area A. For elastic materials that follow Hooke s
More informationLecture 4 Pressure Sensing. ECE 5900/6900 Fundamentals of Sensor Design
EE 4900: Fundamentals of Sensor Design 1 Lecture 4 Pressure Sensing Pressure Sensing Q: What are we measuring? A: elative Pressure or Gauge Pressure. Pressure is Force (F) per Unit Area (A); P=F/A 2 SI
More informationIntroduction to Strain Gage (SG) Technology
IDMIL - Input Devices and Music Interaction Laboratory McGill University Introduction to Strain Gage (SG) Technology Carolina Brum Medeiros March 14, 2011 About this talk objective: present the essential
More informationAnnouncements. EE105 - Fall 2005 Microelectronic Devices and Circuits. Lecture Material. MOS CV Curve. MOSFET Cross Section
Announcements EE0 - Fall 00 Microelectronic evices and Circuits ecture 7 Homework, due today Homework due net week ab this week Reading: Chapter MO Transistor ecture Material ast lecture iode currents
More informationTemperature Compensation for MEAS Pressure Sensors
INTRODUCTION Advancements in microelectronic technology have pushed silicon sensors not only toward greater sophistication and lower functional cost but also in the direction of higher performance. The
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationFabrication and performance of d 33 -mode lead-zirconate-titanate (PZT) MEMS accelerometers
Fabrication and performance of d 33 -mode lead-zirconate-titanate (PZT) MEMS accelerometers H. G. Yu, R. Wolf*,K. Deng +,L.Zou +, S. Tadigadapa and S. Trolier-McKinstry* Department of Electrical Engineering,
More informationAC : MEMS FABRICATION AS A MULTIDISCIPLINARY LABORATORY
AC 2007-524: MEMS FABRICATION AS A MULTIDISCIPLINARY LABORATORY Todd Kaiser, Montana State University Andrew Lingley, Montana State University Matt Leone, Montana State University Brad Pierson, Montana
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More informationLecture 3: CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors
More informationLecture 040 Integrated Circuit Technology - II (5/11/03) Page ECE Frequency Synthesizers P.E. Allen
Lecture 040 Integrated Circuit Technology - II (5/11/03) Page 040-1 LECTURE 040 INTEGRATED CIRCUIT TECHNOLOGY - II (Reference [7,8]) Objective The objective of this presentation is: 1.) Illustrate and
More informationTEMPERATURE COMPENSATION FOR MEAS PRESSURE SENSORS APPLICATION NOTE
TEMPERATURE COMPENSATION FOR MEAS PRESSURE SENSORS INTRODUCTION Advancements in microelectronic technology have pushed silicon sensors not only toward greater sophistication and lower functional cost but
More informationFundamentals of the Metal Oxide Semiconductor Field-Effect Transistor
Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the
More informationA Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs
ROMANIAN JOURNAL OF INFORMATION SCIENCE AND TECHNOLOGY Volume 11, Number 4, 2008, 383 395 A Compact Analytical Modelling of the Electrical Characteristics of Submicron Channel MOSFETs Andrei SEVCENCO,
More information6.012 Electronic Devices and Circuits
Page 1 of 10 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits Exam No. 2 Thursday, November 5, 2009 7:30 to
More informationMONTE CARLO SIMULATION OF THE ELECTRON MOBILITY IN STRAINED SILICON
MONTE CARLO SIMULATION OF THE ELECTRON MOBILITY IN STRAINED SILICON Siddhartha Dhar*, Enzo Ungersböck*, Mihail Nedjalkov, Vassil Palankovski Advanced Materials and Device Analysis Group, at * *Institute
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationModelling of Different MEMS Pressure Sensors using COMSOL Multiphysics
International Journal of Current Engineering and Technology E-ISSN 2277 4106, P-ISSN 2347 5161 2017 INPRESSCO, All Rights Reserved Available at http://inpressco.com/category/ijcet Research Article Modelling
More informationDESIGN AND SIMULATION OF UNDER WATER ACOUSTIC MEMS SENSOR
DESIGN AND SIMULATION OF UNDER WATER ACOUSTIC MEMS SENSOR Smitha G Prabhu 1, Nagabhushana S *2 1 Dept. Of Electronics and communication, Center for Nano Materials and MEMS, 2 Dept. of Electronics and Communication,
More informationTransistor Noise Lecture 14, High Speed Devices
Transistor Noise 016-03-03 Lecture 14, High Speed Devices 016 1 Transistor Noise A very brief introduction 016-03-0 Lecture 13, High Speed Devices 016 Summary hybrid p Noise is a randomly varying voltage/current
More informationEvaluation of Pressure Sensor Performance Dr. Lynn Fuller
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING Evaluation of Pressure Sensor Performance Dr. Lynn Fuller Webpage: http://people.rit.edu/lffeee 82 Lomb Memorial Drive Rochester, NY 14623-5604
More informationElectronics Resistive Sensors and Bridge Circuits
Electronics Resistive Sensors and Bridge Circuits Wilfrid Laurier University September 27, 2012 Switches in voltage dividers One of the simplest forms of voltage divider is where one of the elements is
More informationLecture 12: MOSFET Devices
Lecture 12: MOSFET Devices Gu-Yeon Wei Division of Engineering and Applied Sciences Harvard University guyeon@eecs.harvard.edu Wei 1 Overview Reading S&S: Chapter 5.1~5.4 Supplemental Reading Background
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More informationFreescale Semiconductor
Freescale Semiconductor Pressure Rev 14, 10/2008 + 10 kpa Uncompensated Silicon Pressure The series silicon piezoresistive pressure sensors provide a very accurate and linear voltage output, directly proportional
More informationv A v B V + V v S v A v B K = v S /(V + V K T = N/v S
vs S v A v B V + V v S v A v B K = v S /(V + V K v S N T = N/v S P affiche = P S K T H u etal (S) = 50 µv/kp a P =2 R1 K u etal (K) = 0, 1 SEMICONDUCTOR TECHNICAL DATA Order this document by MPX2200/D
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing
EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD
More informationMetal-oxide-semiconductor field effect transistors (2 lectures)
Metal-ide-semiconductor field effect transistors ( lectures) MOS physics (brief in book) Current-voltage characteristics - pinch-off / channel length modulation - weak inversion - velocity saturation -
More informationLecture 23: Negative Resistance Osc, Differential Osc, and VCOs
EECS 142 Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California,
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More information3. Design a stick diagram for the PMOS logic shown below [16] Y = (A + B).C. 4. Design a layout diagram for the CMOS logic shown below [16]
Code No: RR420203 Set No. 1 1. (a) Find g m and r ds for an n-channel transistor with V GS = 1.2V; V tn = 0.8V; W/L = 10; µncox = 92 µa/v 2 and V DS = Veff + 0.5V The out put impedance constant. λ = 95.3
More informationCMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors
CMOS Devices PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors PN Junctions Diffusion causes depletion region D.R. is insulator and establishes barrier
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 5: January 25, 2018 MOS Operating Regions, pt. 1 Lecture Outline! 3 Regions of operation for MOSFET " Subthreshold " Linear " Saturation!
More informationVidyalankar S.E. Sem. III [EXTC] Analog Electronics - I Prelim Question Paper Solution
. (a) S.E. Sem. [EXTC] Analog Electronics - Prelim Question Paper Solution Comparison between BJT and JFET BJT JFET ) BJT is a bipolar device, both majority JFET is an unipolar device, electron and minority
More informationLecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS
Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS Outline NMOS inverter with resistor pull-up The inverter NMOS inverter with current-source pull-up Complementary MOS (CMOS) inverter Static analysis
More information6.012 Electronic Devices and Circuits
Page 1 of 12 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits FINAL EXAMINATION Open book. Notes: 1. Unless
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Refinement. Last Time. No Field. Body Contact
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 6, 01 MOS Transistor Basics Today MOS Transistor Topology Threshold Operating Regions Resistive Saturation
More informationLecture 20. Measuring Pressure and Temperature (Chapter 9) Measuring Pressure Measuring Temperature MECH 373. Instrumentation and Measurements
MECH 373 Instrumentation and Measurements Lecture 20 Measuring Pressure and Temperature (Chapter 9) Measuring Pressure Measuring Temperature 1 Measuring Acceleration and Vibration Accelerometers using
More informationSimulation based Analysis of Capacitive Pressure Sensor with COMSOL Multiphysics
Simulation based Analysis of Capacitive Pressure Sensor with COMSOL Multiphysics Nisheka Anadkat MTech- VLSI Design, Hindustan University, Chennai, India Dr. M J S Rangachar Dean Electrical Sciences, Hindustan
More informationTransducers. EEE355 Industrial Electronics
Transducers EEE355 Industrial Electronics 1 Terminology Transducers convert one form of energy into another Sensors/Actuators are input/output transducers Sensors can be passive (e.g. change in resistance)
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationChapter 20. Current Mirrors. Basics. Cascoding. Biasing Circuits. Baker Ch. 20 Current Mirrors. Introduction to VLSI
Chapter 20 Current Mirrors Basics Long Channel Matching Biasing Short Channel Temperature Subthreshold Cascoding Simple Low Voltage, Wide Swing Wide Swing, Short Channel Regulated Drain Biasing Circuits
More informationLecture 9. Strained-Si Technology I: Device Physics
Strain Analysis in Daily Life Lecture 9 Strained-Si Technology I: Device Physics Background Planar MOSFETs FinFETs Reading: Y. Sun, S. Thompson, T. Nishida, Strain Effects in Semiconductors, Springer,
More informationMOS Capacitors ECE 2204
MOS apacitors EE 2204 Some lasses of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor MOSFET, which will be the type that we will study in this course. Metal-Semiconductor Field
More informationLAYOUT TECHNIQUES. Dr. Ivan Grech
LAYOUT TECHNIQUES OUTLINE Transistor Layout Resistor Layout Capacitor Layout Floor planning Mixed A/D Layout Automatic Analog Layout Layout Techniques Main Layers in a typical Double-Poly, Double-Metal
More informationExtensive reading materials on reserve, including
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationORDERING INFORMATION # of Ports Pressure Type Device Name
Rev 13, 10/2008 10 kpa On-Chip Temperature + Compensated and Calibrated Silicon Pressure The series silicon piezoresistive pressure sensors provide a very accurate and linear voltage output directly proportional
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)
1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed
More informationMidterm 2 PROBLEM POINTS MAX
Midterm 2 PROBLEM POINTS MAX 1 30 2 24 3 15 4 45 5 36 1 Personally, I liked the University; they gave us money and facilities, we didn't have to produce anything. You've never been out of college. You
More information2. (2pts) What is the major reason that contacts from metal to poly are not allowed on top of the gate of a transistor?
EE 330 Exam 1 Spring 2018 Name Instructions: Students may bring 1 page of notes (front and back) to this exam and a calculator but the use of any device that has wireless communication capability is prohibited.
More informationECE421: Electronics for Instrumentation MEP382: Design of Applied Measurement Systems Lecture #2: Transduction Mechanisms
ECE421: Electronics for Instrumentation MEP382: Design of Applied Measurement Systems Lecture #2: Transduction Mechanisms Mostafa Soliman, Ph.D. April 28 th 2014 Slides are borrowed from Dr. Moahmed Elshiekh
More information10 Measurement of Acceleration, Vibration and Shock Transducers
Chapter 10: Acceleration, Vibration and Shock Measurement Dr. Lufti Al-Sharif (Revision 1.0, 25/5/2008) 1. Introduction This chapter examines the measurement of acceleration, vibration and shock. It starts
More informationCHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS
98 CHAPTER 5 EFFECT OF GATE ELECTRODE WORK FUNCTION VARIATION ON DC AND AC PARAMETERS IN CONVENTIONAL AND JUNCTIONLESS FINFETS In this chapter, the effect of gate electrode work function variation on DC
More informationGaN based transistors
GaN based transistors S FP FP dielectric G SiO 2 Al x Ga 1-x N barrier i-gan Buffer i-sic D Transistors "The Transistor was probably the most important invention of the 20th Century The American Institute
More informationThe Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic The Devices July 30, 2002 Goal of this chapter Present intuitive understanding of device operation Introduction
More informationEE 435. Lecture 22. Offset Voltages
EE 435 Lecture Offset Voltages . Review from last lecture. Offset Voltage Definition: The input-referred offset voltage is the differential dc input voltage that must be applied to obtain the desired output
More information200 kpa On-Chip Temperature Compensated Silicon Pressure Sensors
Freescale Semiconductor Data Sheet: Technical Data Pressure Document Number: Rev 8, 10/2012 200 kpa On-Chip Temperature Compensated Silicon Pressure The devices series are silicon piezoresistive pressure
More informationThin Film Transistors (TFT)
Thin Film Transistors (TFT) a-si TFT - α-si:h (Hydrogenated amorphous Si) deposited with a PECVD system (low temp. process) replaces the single crystal Si substrate. - Inverted staggered structure with
More informationEE 434 Lecture 12. Process Flow (wrap up) Device Modeling in Semiconductor Processes
EE 434 Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes Quiz 6 How have process engineers configured a process to assure that the thickness of the gate oxide for the p-channel
More informationAvailable online at ScienceDirect. Procedia Computer Science 93 (2016 )
Available online at www.sciencedirect.com ScienceDirect Procedia Computer Science 93 (2016 ) 108 116 6th International Conference On Advances In Computing & Communications, ICACC 2016, 6-8 September 2016,
More informationLong Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:
More informationDigital Electronics Part II - Circuits
Digital Electronics Part - Circuits Dr.. J. Wassell Gates from Transistors ntroduction Logic circuits are non-linear, consequently we will introduce a graphical technique for analysing such circuits The
More information