INSTRUMENTATION and control systems are now implemented
|
|
- Tabitha Weaver
- 6 years ago
- Views:
Transcription
1 2576 IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 57, NO. 11, NOVEMBER 2008 Digital Converter for Differential Capacitive Sensors N. Madhu Mohan, Student Member, IEEE,AmolRavikantShet, S. Kedarnath, and V. Jagadeesh Kumar, Member, IEEE Abstract A digital converter that directly translates variations in the capacitances of a differential-type capacitive sensor to a proportional digital value is described in this paper. A conventional dual-slope, analog-to-digital converter is suitably modified to obtain direct capacitance-to-digital conversion CDC). Analysis of the proposed technique indicates that the effects of nonidealities and variations in circuit parameters on the performance of the CDC is either in the form of a gain error and/or an offset, both of which can be easily compensated. Simulation studies and experimental results obtained from a prototype built and tested prove the efficacy of the proposed scheme. Index Terms Capacitance-to-digital converter, differential capacitive sensor, digital converter, dual-slope technique, sensor signal conditioning. I. INTRODUCTION INSTRUMENTATION and control systems are now implemented in the digital domain since digital systems offer better user interface and excellent signal processing power compared to their analog counterparts. However, most of the transducers employed in an instrumentation system for sensing different parameters are analog in nature and provide analog outputs. A typical transducer is made of a sensor connected to an analog-signal-conditioning circuit. The latter circuit operates on the elements of the sensor and provides an analog output. To interface a transducer with an analog output to a digital system, it is necessary to convert the analog output into digital form using an analog-to-digital converter ADC). It would be advantageous if the variations in the sensor elements were directly converted into proportional digital values. Direct sensorto-digital conversion methods invariably possess reduced complexity and provide increased reliability. The capacitanceto-frequency or time period) conversion techniques proposed earlier [1] [3], which are suitable for signal conditioning a differential push pull)-type capacitive sensor, meet this requirement halfway. An ADC is not required to interface a transducer possessing a frequency or time) output to a digital system. However, to interface a transducer with a frequency or time period) output to a digital system, the digital system should be designed to be capable of converting the frequency or time period) into a digital value. Manuscript received October 7, 2007; revised February 27, First published May 16, 2008; current version published October 10, N. M. Mohan, S. Kedarnath, and V. J. Kumar are with the Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai , India vjk@iitm.ac.in). A. R. Shet was with the Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai , India. He is now with Texas Instruments, Bangalore , India. Color versions of one or more of the figures in this paper are available online at Digital Object Identifier /TIM Fig. 1. Schematic of the proposed dual-slope capacitance-to-digital converter. We now propose a novel capacitance-to-digital converter that provides a final digital output that can be directly interfaced to a digital system [4]. In the proposed method, the variable capacitors of a differential-type capacitive sensor form part of the integrator in a dual-slope ADC. The operation of the dualslope ADC is suitably modified such that its output after a successful conversion is proportional to the variations in the capacitances of the sensor. Since the proposed method is basically the well-known dual-slope integrating-type digital conversion technique, it possesses all the advantages of a conventional dual-slope ADC, i.e., stability, monotonicity, and immunity to noise and interference [5]. II. DUAL-SLOPE CAPACITANCE-TO-DIGITAL CONVERTER The circuit schematic of the proposed dual-slope capacitance-to-digital converter is shown in Fig. 1. The structure of the proposed scheme is similar to a conventional dualslope ADC, save for a couple of small but significant changes. The fixed capacitance of the opamp integrator OA) in a dual-slope ADC is now replaced with the capacitors C 1 and C 2 of a differential-type capacitive sensor, as shown in Fig. 1. Apart from the single-pole, double-throw switch S 1 to select a suitable reference voltage to the opamp integrator OA as +V R or V R, the proposed scheme uses a second single-pole, single-throw switch S 2. S 2 is positioned across capacitor C 2 and short circuits C 2 when activated. Both switches S 1 and S 2 are controlled by the signal SC coming from the timing, control, and measurement unit TCMU). The TCMU is similar to that of a dual-slope ADC and consists of an N-bit countertimer and control logic. The output of the integrator v oi is the input to a comparator OC), and the output of the comparator /$ IEEE
2 MOHAN et al.: DIGITAL CONVERTER FOR DIFFERENTIAL CAPACITIVE SENSORS 2577 Rearranging 1) results in T 2 = C 2 C 1 + C 2 ) T 1. 2) For a differential-type capacitive sensor with linear characteristics, C 1 and C 2 are given by C 1 = C o 1 ± Kx) and C 2 = C o 1 Kx) 3) Fig. 2. Outputs v oi and V oc. V oc is an input to the TCMU. If the output of the integrator v oi is positive 0), then the comparator output becomes one V oc =1); else, the comparator output remains at zero. A one-to-zero transition on the comparator output signals the zero crossing of v oi from a positive value. On the other hand, a zero-to-one transition of V oc signals the transition of v oi from a negative to a positive value through zero. A typical conversion starts with an autozero phase, wherein v oi is made zero. In the autozero phase, the TCMU is programmed to set switch S 1 in position 2 if v oi is negative V oc =0). The integrator output will then ramp up in the positive direction, as indicated by the bottom dotted line in Fig. 2. As soon as the integrator reaches zero, V oc toggles 0 to 1), signaling the TCMU that v oi is zero. If, initially, v oi is positive, then V oc =1. In this case, the logic of the TCMU is chosen to set switch S 1 to position 1. The integrator output will then ramp down, and V oc will toggle 1 to 0) when v oi reaches zero. Either a one-to-zero or a zero-to-one transition of V oc signals the end of an autozero phase to the TCMU, indicating that v oi =0. This autozero phase is shown in the form of dotted lines in Fig. 2. After an autozero phase, the TCMU performs two consecutive integrations with time intervals T 1 and T 2 to complete one conversion. Fig. 2 shows the output v oi of the integrator and output V oc of the comparator for this arrangement, wherein T 1 is set and T 2 is measured. As soon as the autozero phase ends, switch S 1 is set to position 2, and S 2 is closed. Switch S 1 connects the integrator to reference voltage V R, and switch S 2 short circuits capacitor C 2 ; hence, the output of the integrator ramps up with a slope of V R /RC 1. This condition is maintained for a fixed period first integration), for example, T 1 s= N 1 clock periods). At the end of T 1, the output of the integrator is V T1 = v oi t=t1 = V R RC 1 T 1. Capacitor C 1 is now charged to V T 1, whereas the voltage across C 2 is zero. At the end of T 1, S 1 is changed to position 1, and S 2 is opened. Reference voltage +V R is now connected to the input of the integrator, and its feedback path consists of the series combination of C 1 and C 2. The output of the integrator decreases with a slope V R C 1 + C 2 )/RC 1 C 2 and reaches zero after a period, for example, T 2 s, when V R T 1 = V RC 1 + C 2 ) T 2. 1) RC 1 RC 1 C 2 respectively, where C o is the nominal value of the capacitances C 1 and C 2 of the sensor, K is the transformation factor of the sensor, and x is the physical quantity being measured. Substituting the values of C 1 and C 2 from 3) into 2) results in ±Kx = C 1 C 2 C 1 + C 2 = T 1 2T 2 T 1. 4) It turns out that, if T 1 N 1 clock cycles) is chosen to be a round number, for example, 1000, and period T 2 is obtained by counting down at twice the clock frequency starting from 1000, the final value of the count will represent Kx. Equation 4) holds even when the sensor possesses an inverse characteristic, where C 1 = C o 1 Kx and C 2 = C o 1 ± Kx. 5) Thus, the scheme works without any modification for sensors with linear or inverse characteristics. As can be seen from 4), the output is independent of the absolute values of the components, which is one of the major advantages of using the dual-slope principle. The details of the simulation studies and experimentation on a prototype unit are dealt with in the succeeding sections, and the errors that may be introduced in the output due to nonideal characteristics of practical devices are quantified next. III. ERROR ANALYSIS Equation 4) has been derived, assuming that all the devices used in the circuit of Fig. 1 are ideal. However, in practice, the components used in the circuit will possess nonideal characteristics. The following nonidealities are considered, and their effects on the performance of the circuit are analyzed: 1) difference in the magnitudes of +V R and V R ; 2) parasitic/stray capacitances; 3) finite ON and OFF resistances of switches S 1 and S 2 ; 4) influence of noise and interference; 5) effect of the slew rate of the opamp and the offset voltages of the opamp and comparator. A. Error Due to Difference in the Magnitudes of +V R and V R In deriving 4), it is assumed that the magnitudes of +V R and V R are equal. However, in practice, they may differ. If
3 2578 IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 57, NO. 11, NOVEMBER 2008 Fig. 3. Part of the circuit indicating all possible parasitic capacitances. the negative and positive reference voltages are V 1 and +V 2, respectively, and β = V 1 /V 2, then 1) becomes βv 2 T 1 = V 2C 1 + C 2 ) T 2 RC 1 RC 1 C 2 where T 2 is the new value of T 2 due to a difference in the magnitudes of the positive and negative reference voltages. Then T 2 = C 2 C 1 + C 2 ) βt 1. 6) The error ε T2 in T 2 obtained from 2) and 6) is ε T2 = T 2 T 2 100% = β 1)100%. T 2 The error ε Kx in the measurement of Kx due to the error in T 2 is ε Kx = 1 2T 2 β 1)100%. 7) Kx T 1 Hence, any mismatch difference) in the magnitudes of the reference voltages introduces an error that is quite significant at low values of Kx. Using precision dc voltages with parts-permillion-level stability and accuracy for the reference voltages, this error can be kept very small. B. Error Due to Stray Parasitic) Capacitances of the Sensor Fig. 3 shows the circuit schematic of the integrator incorporating all possible stray and parasitic capacitances. Capacitors C S1 and C S2 are stray capacitances that are in parallel with sensor capacitors C 1 and C 2, respectively. C G1, C G2, and C G3 are the parasitic capacitances between the sensor leads nodes) and ground. C G1 does not, in any way, influence the operation of the converter as its terminals are at virtual ground and ground potentials. Even in a practical case, the voltage across C G1 is very small few μv); hence, its effect on the output is negligible. C G2 is connected between the output of opamp OA and ground and thus becomes an additional load to opamp OA. Hence, capacitances C G1 and C G2 introduce negligible errors on the output compared to other capacitances. Fig. 4. Circuit after the Y Δ transformation. C S1 and C S2 are in parallel with C 1 and C 2, respectively; therefore, the effective capacitances are now C 1 =C 1 + C S1 ) and C 2 =C 2 + C S2 ). T 1 is a set value; hence, other than the clock frequency, no other parameter can influence T 1.To determine the effect of C G3 on T 2,aY Δ transformation is performed on the Y-configuration formed by C G3, C 1, and C 2. The resultant network is shown in Fig. 4. C B and C C are in parallel with C G1 and C G2, respectively. Hence, these capacitances have negligible effects on the performance of the circuit. The influence of capacitor C A =[C 1C 2/C 1 + C 2 + C G3 )] needs to be considered in analyzing the performance of the circuit in the presence of parasitic capacitances. Due to the presence of parasitic capacitances, 4) gets modified as V R RC 1 T 1 = V R C 1 + C 2 + C G3 ) RC 1 T C 2 8) 2 where T 2 is the new value of T 2 due to the presence of parasitic capacitances. Rearranging 8) and solving for Kx by using the values of C 1 and C 2, as given in 3), results in T1 2T 2 ) T 1 = ±Kx 1 ) 1+ C S1+C S2 +C G3 + C S1 C S2 + C G3 ). 9) 1+ C S1+C S2 +C G3 Comparison of 4) and 9) indicates that parasitic capacitances alter the sensitivity, as well as introduce an offset in the output, if the capacitive sensor possesses linear characteristics. If the sensor possesses an inverse relationship, as given in 5), stray capacitances, aside from altering the sensitivity of the circuit, also introduce nonlinearity in the output as T1 2T 2 ) T 1 = ±Kx 1 ) 1+1 K 2 x 2 ) CS1 +C S2 +C G3 C S1 C S2 + C G3 ). 10) 1+1 K 2 x 2 ) CS1 +C S2 +C G3
4 MOHAN et al.: DIGITAL CONVERTER FOR DIFFERENTIAL CAPACITIVE SENSORS 2579 However, the maximum value of Kx in a differential capacitive sensor possessing inverse relationship will be small 1); hence, the proposed scheme can still be employed, albeit with increased inaccuracy and nonlinearity at the output. C. Error Due to ON and OFF Resistances of Switches The ON and OFF resistances of switch S 1 r ON1 and r OFF1 simply alter input resistance R to R [R =Rr ON1 r OFF1 /R)+ r ON1 +r OFF1 )/r OFF1 r ON1 )]. Since R appears on both sides of 1), it does not affect the performance of the circuit. The ON resistance r ON2 of switch S 2 a few ohms) can introduce a small additional voltage =V R /R)r ON2 during T 1. Since R is chosen to be high a few megaohms), the effect of r ON2 on the output is minimal. On the other hand, the OFF resistance r OFF2 of S 2 will appear in parallel with C 2 during T 2 and introduce a time constant RC 2 in the discharging of voltage V T 1 acquired at the end of T 1 during T 2. The exponential discharging due to this time constant introduces nonlinearity. Hence, the OFF resistance of switch S 2 must be as high as possible. Any leakage resistances in the capacitive sensors also introduce nonlinearity. Since the values of sensor capacitances are normally small, the time constants are also small, resulting in acceptable levels of nonlinearity in the output. Moreover, as the cable resistances are normally of a few ohms, their effects on the performance of the circuit are negligible. Apart from the errors previously indicated, there would be an inevitable ±1 count error inherent to a digital counter, as well as the timing error introduced by the comparator. The error due to the ±1 count can be made negligible by choosing the number of clock cycles N 1, representing T 1, to be very large. The timing error in a comparator is usually of a few nanoseconds. In the dual-slope technique, T 1 is chosen to be of a few milliseconds; hence, the effect on the output due to the timing error in the comparator is minimal. D. Influence of Noise and Interference It is well known that the process of integration smooths out the effect of interference and noise [5]. If the first integration period T 1 is chosen to be large, any noise that may be present gets averaged out, and the effect of noise is reduced to zero. Similarly, by making the first integration period to be an integral multiple of the period of any interfering signal, the effect of the interfering signal on the output can be minimized [5]. However, a large value for T 1 results in a low conversion speed. Hence, the value of T 1 is so chosen to optimize the conflicting requirements of noise/interference immunity and conversion speed. E. Effect of Slew Rate of Opamp and Offset Voltages of Opamp and Comparator In a dual-slope technique, T 1 is chosen to be of the order of a few milliseconds to ensure immunity to noise and interference. Hence, the slew rate demand on opamp OA is expressed in Fig. 5. Results of simulation for a sensor possessing linear characteristics. voltage per millisecond. Since the slew rate of an opamp, in general, is in the range of voltage per microsecond, the slew rate of opamp OA will have negligible effects on the performance of the circuit. Any offset, if present in opamp OA, will appear on both sides of 1) and, hence, get nulled. Similarly, an offset present in comparator OC simply shifts the baseline in Fig. 2 either up or down, depending on the polarity of the offset voltage, but induces negligible effect on the output. On the other hand, if the comparator possesses hysteresis, an offset will be introduced at the output, which can be easily compensated. IV. SIMULATION STUDIES The proposed dual-slope direct capacitance-to-digital converter was simulated using the simulation software SABER. The devices chosen are OP07 for the opamp, LM311 for the comparator, and CD4053 for the switches with an ON resistance of 80 Ω and an OFF resistance of 40 MΩ). The control and logic were implemented using digital gates. Since the terminals of a capacitive sensor are always connected to a signal-conditioning circuit through shielded cables, the parasitic capacitances were chosen to be equal to that of a standard cable, namely 47 pf. Initially, the capacitances were assumed to vary in a linear fashion, as given in 3). C o was chosen as 400 pf, and C 1 and C 2 were varied in steps of 20 pf to obtain a variation in Kx from 0.5 to +0.5 in steps of Fig. 5 illustrates the results of the simulation. As expected, the raw output possessed a gain error and an offset. Fig. 5 also portrays the output after affecting suitable gain and offset compensations on the raw output. The error in the output after effecting gain and offset compensations is also plotted in Fig. 5 and is found to be less than 0.9%. Next, the variations in the capacitances were chosen to represent the inverse characteristics, as given in 5). Here also, input Kx was varied over the range of 0.5 to +0.5 in steps of For these values of Kx, the corresponding values of sensor capacitances C 1 and C 2 were computed, as per 5), and set as variable inputs in the simulation. The results of the simulation for this case are shown in Fig. 6. As expected, although the variations in the sensor capacitances were nonlinear, the output obtained was linear. As expected, the errors for this case are higher than the errors obtained for the linear case.
5 2580 IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 57, NO. 11, NOVEMBER 2008 Fig. 6. Results of simulation for a sensor possessing inverse characteristics. Fig. 7. Results of prototype unit for a sensor possessing linear characteristics. V. E XPERIMENTAL RESULT To verify the practicality of the proposed dual-slope direct capacitance-to-digital converter, the circuit portrayed in Fig. 1 was breadboarded using off-the-shelf components. The choice of OP07 for the opamp was decided mainly because of its low offset voltage and low input bias current. CD4053 and LM311 ICs were used for the switches and the comparator, respectively. An LM385Z-1.2 with an opamp OP07) inverter circuit provided the positive and negative reference voltages. The gain of the inverter was trimmed to obtain a β of The control and timing circuit was built around an 89C51 microcontroller with necessary interface and display circuitry [6]. A suitable program was developed 1) to obtain the autozero phase, 2) to set T counts), 3) to measure T 2, and 4) to compute and display the value T 1 2T 2 /T 1 ).TosetT 1 and measure T 2, the internal counter of the 89C51 was utilized. The differential capacitive transducer was emulated using two precision variable standard capacitance boxes with an accuracy of ±0.05% manufactured by F&G Neptun, Germany. The resolution and the range of the variable capacitances were 10 pf and pf, respectively. The nominal value C o was chosen to be 400 pf. The capacitors were varied in the range of pf in steps of 20 pf to simulate a variation in Kx in the range of 0.5 to +0.5 in steps of The results obtained from the prototype unit are given in Fig. 7. As expected, the raw output from the counter had an offset of ten counts) and a gain error the ratio between Kx and 1 2T 2 /T 1 ) was found to be 0.9 instead of 1). Fig. 7 also indicates the output after affecting the offset and gain corrections on the raw output. The worst error is found to be less than ±0.2%. VI. CONCLUSION A digital converter that is suitable for differential-type capacitive sensors is presented. The method is theoretically analyzed, and possible errors due to nonideal components are quantified.
6 MOHAN et al.: DIGITAL CONVERTER FOR DIFFERENTIAL CAPACITIVE SENSORS 2581 The analysis indicates that the output is independent of the absolute values of the components employed and that the effect due to nonidealities is minimal. It turns out that possible errors that can affect the operation of the circuit are either in the form of a gain error and/or an offset, both of which can be easily compensated. A notable advantage of the proposed dual-slope direct capacitance-to-digital conversion scheme is that the scheme is suitable for differential capacitive sensors possessing linear as well as inverse characteristics without any modifications. Since the scheme is based on the dual-slope principle, a conversion speed of a few samples per second to a few kilosamples per second is achievable. It is possible to obtain higher conversion speeds, for example, a few hundred thousand samples per second, but at the cost of reduced performance, mainly due to interference and noise. Moreover, at such high conversion speeds, the slew rate, as well as the output impedance of the opamp used in the integrator, will introduce errors, downgrading the performance of the scheme. REFERENCES [1] K. Mochizuki, K. Watanabe, T. Masuda, and M. Katsura, A relaxationoscillator-based interface for high accuracy ratiometric signal processing of differential-capacitance transducer, IEEE Trans. Instrum. Meas., vol. 47, no. 1, pp , Feb [2] F. N. Toth and G. C. M. Meijer, A low-cost, smart capacitive position sensor, IEEE Trans. Instrum. Meas., vol. 41, no. 6, pp , Dec [3] E. W. Owen, An integrating analog-to-digital converter for differential transducers, IEEE Trans. Instrum. Meas., vol. IM-28, no. 3, pp , Sep [4] N. M. Mohan, A. R. Shet, and V. J. Kumar, Digital converter for differential capacitive sensors, in Proc. 23rd IEEE IMTC, Sorrento, Italy, Apr , 2006, pp [5] E. R. Hnatek, A User s Handbook of A/D and D/A Converters. Melbourne, FL: Krieger, [6] K. J. Ayala, The 80C51 Micro-Controller: Architecture, Programming and Applications, 2nd ed. Mumbai, India: Penram, N. Madhu Mohan S 99) was born in Coimbatore, India, on March 21, He received the B.Tech. degree in electronics and communication engineering from the University of Calicut, Kerala, India, in 1991 and the M.S. By Research) degree from the Indian Institute of Technology Madras IIT Madras), Chennai, India, in He is currently working toward the Ph.D. degree in biomedical instrumentation with the Department of Electrical Engineering, IIT Madras. His research interests include measurements, biomedical instrumentation, and virtual instrumentation. Amol Ravikant Shet was born in Maharashtra, India, on March 2, He received the B.E. degree in engineering from Pune University, Pune, India, in 2001 and the M.S. By Research) degree from the Indian Institute of Technology Madras, Chennai, India, in He is currently with Texas Instruments, Bangalore, India, as a Test Engineer. His research interests include signal conditioning, control systems, highspeed ADC testing, and high-speed digital system design. S. Kedarnath received the B.Tech. degree from the National Institute of Technology, Warangal, India, in He received the M.S. By Research) degree from the Department of Electrical Engineering, Indian Institute of Technology IIT) Madras, Chennai, India in He is currently a Project Associate with the Department of Electrical Engineering, IIT Madras. His current research interests include power conversion, renewable energy, instrumentation, embedded systems, and power quality. V. Jagadeesh Kumar M 96) was born in Madras, India, on July 21, He received the B.E. degree in electronics and telecommunication engineering from the University of Madras, Chennai, India, in 1978 and the M.Tech. and Ph.D. degrees in electrical engineering from Indian Institute of Technology IIT) Madras, Chennai, in 1980 and 1986, respectively. He was a BOYSCAST Fellow at the King s College, London, U.K. during and a DAAD Fellow at the Technical University of Braunschweig, Braunschweig, Germany, in In 1999, he was a Visiting Scientist with the Technical University of Aachen, Aachen, Germany. In the summer of 1999, he taught for a term at the Asian Institute of Technology, Bangkok, Thailand. He is currently a Professor with the Department of Electrical Engineering, IIT Madras. He has published more than 30 papers in international journals and presented more than 50 papers at various conferences. He is the holder of four patents. His teaching and research interests include measurements, instrumentation, and signal processing.
Pipelined multi step A/D converters
Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India 04 Nov 2006 Motivation for multi step A/D conversion Flash converters: Area and power consumption increase
More informationCapacitive Fringing Field Sensor Design for Moisture Measurement
Capacitive Fringing Field Sensor Design for Moisture Measurement G. Narmadha 1, B.S. Sreeja 2, B. Bindu 3 and M.C. John Wiselin 4 1& 2 Department of Electronics and Communication, SSN College of Engineering,
More informationMaster Degree in Electronic Engineering. Analog and Telecommunication Electronics course Prof. Del Corso Dante A.Y Switched Capacitor
Master Degree in Electronic Engineering TOP-UIC Torino-Chicago Double Degree Project Analog and Telecommunication Electronics course Prof. Del Corso Dante A.Y. 2013-2014 Switched Capacitor Working Principles
More informationMiniature Electronically Trimmable Capacitor V DD. Maxim Integrated Products 1
19-1948; Rev 1; 3/01 Miniature Electronically Trimmable Capacitor General Description The is a fine-line (geometry) electronically trimmable capacitor (FLECAP) programmable through a simple digital interface.
More informationAdvanced Current Mirrors and Opamps
Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------
More informationLOW-COST CAPACITIVE PERSONNEL DETECTOR
LOW-COST CAPACITIVE PERSONNEL DETECTOR R.N. Aguilar, M. Roelofsz, H. Kerkvliet, R. van de Ven, G.C.M. Meijer Electronic Instrumentation Laboratory, Delft University of Technology, Mekelweg 4, 2628 CD Delft,
More informationChapter 2 Switched-Capacitor Circuits
Chapter 2 Switched-Capacitor Circuits Abstract his chapter introduces SC circuits. A brief description is given for the main building blocks of a SC filter (operational amplifiers, switches, capacitors,
More informationELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1
Electronic Systems C3 3/05/2009 Politecnico di Torino ICT school Lesson C3 ELECTONIC SYSTEMS C OPEATIONAL AMPLIFIES C.3 Op Amp circuits» Application examples» Analysis of amplifier circuits» Single and
More informationSwitched-Capacitor Circuits David Johns and Ken Martin University of Toronto
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationLecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters
Lecture 6, ATIK Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters What did we do last time? Switched capacitor circuits The basics Charge-redistribution analysis Nonidealties
More informationSection 4. Nonlinear Circuits
Section 4 Nonlinear Circuits 1 ) Voltage Comparators V P < V N : V o = V ol V P > V N : V o = V oh One bit A/D converter, Practical gain : 10 3 10 6 V OH and V OL should be far apart enough Response Time:
More informationAn Autonomous Nonvolatile Memory Latch
Radiant Technologies, Inc. 2835D Pan American Freeway NE Albuquerque, NM 87107 Tel: 505-842-8007 Fax: 505-842-0366 e-mail: radiant@ferrodevices.com www.ferrodevices.com An Autonomous Nonvolatile Memory
More informationD is the voltage difference = (V + - V - ).
1 Operational amplifier is one of the most common electronic building blocks used by engineers. It has two input terminals: V + and V -, and one output terminal Y. It provides a gain A, which is usually
More informationCMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators
IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater
More informationSwitched Capacitor: Sampled Data Systems
Switched Capacitor: Sampled Data Systems Basic switched capacitor theory How has Anadigm utilised this. Theory-Basic SC and Anadigm-1 Resistor & Charge Relationship I + V - I Resistance is defined in terms
More informationLow-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement
Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement Markus Bingesser austriamicrosystems AG Rietstrasse 4, 864 Rapperswil, Switzerland
More informationLow Value Capacitance Measurement System with Adjustable Lead Capacitance Compensation
ol:7, No:1, 013 Low alue Capacitance Measurement System with Adjustable Lead Capacitance Compensation Gautam Sarkar, Anjan Rakshit, Amitava Chatterjee, Kesab Bhattacharya International Science Index, Electrical
More informationSophomore Physics Laboratory (PH005/105)
CALIFORNIA INSTITUTE OF TECHNOLOGY PHYSICS MATHEMATICS AND ASTRONOMY DIVISION Sophomore Physics Laboratory (PH5/15) Analog Electronics Active Filters Copyright c Virgínio de Oliveira Sannibale, 23 (Revision
More informationPiecewise Curvature-Corrected Bandgap Reference in 90 nm CMOS
IJSTE - International Journal of Science Technology & Engineering Volume 1 Issue 2 August 2014 ISSN(online) : 2349-784X Piecewise Curvature-Corrected Bandgap Reference in 90 nm CMOS P R Pournima M.Tech
More informationTime Varying Circuit Analysis
MAS.836 Sensor Systems for Interactive Environments th Distributed: Tuesday February 16, 2010 Due: Tuesday February 23, 2010 Problem Set # 2 Time Varying Circuit Analysis The purpose of this problem set
More informationExploring Autonomous Memory Circuit Operation
Exploring Autonomous Memory Circuit Operation October 21, 2014 Autonomous Au-to-no-mous: Merriam-Webster Dictionary (on-line) a. Existing independently of the whole. b. Reacting independently of the whole.
More informationAnalog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D2 - DAC taxonomy and errors» Static and dynamic parameters» DAC taxonomy» DAC circuits» Error sources AY 2015-16
More informationSwitched Mode Power Conversion Prof. L. Umanand Department of Electronics Systems Engineering Indian Institute of Science, Bangalore
Switched Mode Power Conversion Prof. L. Umanand Department of Electronics Systems Engineering Indian Institute of Science, Bangalore Lecture - 19 Modeling DC-DC convertors Good day to all of you. Today,
More informationExtremely small differential non-linearity in a DMOS capacitor based cyclic ADC for CMOS image sensors
Extremely small differential non-linearity in a DMOS capacitor based cyclic ADC for CMOS image sensors Zhiheng Wei 1a), Keita Yasutomi ) and Shoji Kawahito b) 1 Graduate School of Science and Technology,
More informationAnalog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras
Analog Integrated Circuit Design Prof. Nagendra Krishnapura Department of Electrical Engineering Indian Institute of Technology, Madras Lecture No - 42 Fully Differential Single Stage Opamp Hello and welcome
More informationDesign Engineering MEng EXAMINATIONS 2016
IMPERIAL COLLEGE LONDON Design Engineering MEng EXAMINATIONS 2016 For Internal Students of the Imperial College of Science, Technology and Medicine This paper is also taken for the relevant examination
More informationSTUDIES ON LIGHTNING CHARACTERISTICS
STUDIES ON LIGHTNING CHARACTERISTICS Lohit Singh.G 1, Piyush Kankariya 1, Rakesh Kumar 1, Varun.P 1, Shreyas 1, Madhu Palati 2 1 UG Student, 2 Assistant Professor, 1, 2 Department of Electrical & Electronics
More informationDAC10* PRODUCT PAGE QUICK LINKS Last Content Update: 02/23/2017
* PRODUCT PAGE QUICK LINKS Last Content Update: 0/3/07 COMPARABLE PARTS View a parametric search of comparable parts. DOCUMENTATION Data Sheet : 0-Bit Current-Out DAC Data Sheet REFERENCE MATERIALS Solutions
More informationSwitched Capacitor Circuits II. Dr. Paul Hasler Georgia Institute of Technology
Switched Capacitor Circuits II Dr. Paul Hasler Georgia Institute of Technology Basic Switch-Cap Integrator = [n-1] - ( / ) H(jω) = - ( / ) 1 1 - e -jωt ~ - ( / ) / jωt (z) - z -1 1 (z) = H(z) = - ( / )
More informationConstruction of a reconfigurable dynamic logic cell
PRAMANA c Indian Academy of Sciences Vol. 64, No. 3 journal of March 2005 physics pp. 433 441 Construction of a reconfigurable dynamic logic cell K MURALI 1, SUDESHNA SINHA 2 and WILLIAM L DITTO 3 1 Department
More informationEE100Su08 Lecture #9 (July 16 th 2008)
EE100Su08 Lecture #9 (July 16 th 2008) Outline HW #1s and Midterm #1 returned today Midterm #1 notes HW #1 and Midterm #1 regrade deadline: Wednesday, July 23 rd 2008, 5:00 pm PST. Procedure: HW #1: Bart
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 3: Sample and Hold Circuits Switched Capacitor Circuits Circuits and Systems Sampling Signal Processing Sample and Hold Analogue Circuits Switched Capacitor
More informationThe RC Time Constant
The RC Time Constant Objectives When a direct-current source of emf is suddenly placed in series with a capacitor and a resistor, there is current in the circuit for whatever time it takes to fully charge
More informationECEN 610 Mixed-Signal Interfaces
ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 014 S. Hoyos-ECEN-610 1 Sample-and-Hold Spring 014 S. Hoyos-ECEN-610 ZOH vs. Track-and-Hold V(t)
More informationVidyalankar S.E. Sem. III [INFT] Analog and Digital Circuits Prelim Question Paper Solution
. (a). (b) S.E. Sem. III [INFT] Analog and Digital Circuits Prelim Question Paper Solution Practical Features of OpAmp (A 74) i) Large voltage gain (of the order of 2 0 5 ) ii) Very high input resistance
More informationCompensator Design for Closed Loop Hall-Effect Current Sensors
Compensator Design for Closed Loop HallEffect Current Sensors Ashish Kumar and Vinod John Department of Electrical Engineering, Indian Institute of Science, Bangalore 5600, India. Email: ashishk@ee.iisc.ernet.in,
More informationF14 Memory Circuits. Lars Ohlsson
Lars Ohlsson 2018-10-18 F14 Memory Circuits Outline Combinatorial vs. sequential logic circuits Analogue multivibrator circuits Noise in digital circuits CMOS latch CMOS SR flip flop 6T SRAM cell 1T DRAM
More information1 de 7 10/19/03 11:23 AM
Search Knowledge Base Order Parts Cross-Ref Search HOME SELECT DESIGN BUY EXPLORE About Us Support My Profile Sign-On Private Sites Understand Capacitor Soakage to Optimize Analog Systems Dielectric absorption
More informationSummary Notes ALTERNATING CURRENT AND VOLTAGE
HIGHER CIRCUIT THEORY Wheatstone Bridge Circuit Any method of measuring resistance using an ammeter or voltmeter necessarily involves some error unless the resistances of the meters themselves are taken
More informationNEW CONCEPT FOR ANGULAR POSITION MEASUREMENTS. I.A. Premaratne, S.A.D.A.N. Dissanayake and D.S. Wickramasinghe
NEW CONCEPT FOR ANGULAR POSITION MEASUREMENTS I.A. Premaratne, S.A.D.A.N. Dissanayake and D.S. Wickramasinghe Department of Electrical and Computer Engineering, Open University of Sri Lanka INTRODUCTION
More informationDigital Signal 2 N Most Significant Bit (MSB) Least. Bit (LSB)
1 Digital Signal Binary or two stages: 0 (Low voltage 0-3 V) 1 (High voltage 4-5 V) Binary digit is called bit. Group of bits is called word. 8-bit group is called byte. For N-bit base-2 number = 2 N levels
More informationMOSIS REPORT. Spring MOSIS Report 1. MOSIS Report 2. MOSIS Report 3
MOSIS REPORT Spring 2010 MOSIS Report 1 MOSIS Report 2 MOSIS Report 3 MOSIS Report 1 Design of 4-bit counter using J-K flip flop I. Objective The purpose of this project is to design one 4-bit counter
More informationSWITCHED CAPACITOR AMPLIFIERS
SWITCHED CAPACITOR AMPLIFIERS AO 0V 4. AO 0V 4.2 i Q AO 0V 4.3 Q AO 0V 4.4 Q i AO 0V 4.5 AO 0V 4.6 i Q AO 0V 4.7 Q AO 0V 4.8 i Q AO 0V 4.9 Simple amplifier First approach: A 0 = infinite. C : V C = V s
More informationName: Answers. Mean: 83, Standard Deviation: 12 Q1 Q2 Q3 Q4 Q5 Q6 Total. ESE370 Fall 2015
University of Pennsylvania Department of Electrical and System Engineering Circuit-Level Modeling, Design, and Optimization for Digital Systems ESE370, Fall 2015 Final Tuesday, December 15 Problem weightings
More informationDiscrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)
Discrete Time Signals and Switched Capacitor Circuits (rest of chapter 9 + 0., 0.2) Tuesday 6th of February, 200, 9:5 :45 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics Office
More informationSWITCHED reluctance motor (SRM) drives have been
IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL. 45, NO. 5, OCTOBER 1998 815 A Novel Power Converter with Voltage-Boosting Capacitors for a Four-Phase SRM Drive Yasser G. Dessouky, Barry W. Williams,
More informationDetermining Characteristic Impedance and Velocity of Propagation by Measuring the Distributed Capacitance and Inductance of a Line
Exercise 2-1 Determining Characteristic Impedance and Velocity EXERCISE OBJECTIVES Upon completion of this exercise, you will know how to measure the distributed capacitance and distributed inductance
More informationTopic 4. The CMOS Inverter
Topic 4 The CMOS Inverter Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk Topic 4-1 Noise in Digital Integrated
More informationSHM-14 Ultra-Fast, 14-Bit Linear Monolithic Sample-Hold Amplifiers
INNOVATION and EX C ELL E N C E Ultra-Fast, 1-Bit Linear Monolithic Sample-Hold Amplifiers FEATURES Fast acquisition time: 10ns to ±0.1% 0ns to ±0.0% ns to ±0.01% ±0.001% Nonlinearity 6µV rms output noise
More informationCapacitor investigations
Sensors: Loggers: Voltage Any EASYSENSE Capacitor investigations Logging time: EasyLog (20 s) Teacher s notes 01 Time constant for a capacitor - resistor circuit Theory The charging and discharging of
More informationDiscrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)
Discrete Time Signals and Switched Capacitor Circuits (rest of chapter 9 + 10.1, 10.2) Tuesday 16th of February, 2010, 0, 9:15 11:45 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics
More informationConventional Paper-I-2011 PART-A
Conventional Paper-I-0 PART-A.a Give five properties of static magnetic field intensity. What are the different methods by which it can be calculated? Write a Maxwell s equation relating this in integral
More informationLASER PULSE DETECTION: The Tradeoff between Pulse Resolution and Responsivity
ELTECdata #134 LASER PULSE DETECTION: The Tradeoff between Pulse Resolution and Responsivity ELTEC INSTRUMENTS, INC. I. VOLTAGE MODE APPROACH C R Output Pyroelectric Crystal "Self-Generating" Capacitor
More informationIntegrated Circuit Operational Amplifiers
Analog Integrated Circuit Design A video course under the NPTEL Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India National Programme on Technology Enhanced
More informationDynamic Models for Passive Components
PCB Design 007 QuietPower columns Dynamic Models for Passive Components Istvan Novak, Oracle, February 2016 A year ago the QuietPower column [1] described the possible large loss of capacitance in Multi-Layer
More informationNAME SID EE42/100 Spring 2013 Final Exam 1
NAME SID EE42/100 Spring 2013 Final Exam 1 1. Short answer questions a. There are approximately 36x10 50 nucleons (protons and neutrons) in the earth. If we wanted to give each one a unique n-bit address,
More informationChapter 2 Voltage-, Current-, and Z-source Converters
Chapter 2 Voltage-, Current-, and Z-source Converters Some fundamental concepts are to be introduced in this chapter, such as voltage sources, current sources, impedance networks, Z-source, two-port network,
More informationA Novel Ternary Content-Addressable Memory (TCAM) Design Using Reversible Logic
2015 28th International Conference 2015 on 28th VLSI International Design and Conference 2015 14th International VLSI Design Conference on Embedded Systems A Novel Ternary Content-Addressable Memory (TCAM)
More informationA Novel LUT Using Quaternary Logic
A Novel LUT Using Quaternary Logic 1*GEETHA N S 2SATHYAVATHI, N S 1Department of ECE, Applied Electronics, Sri Balaji Chockalingam Engineering College, Arani,TN, India. 2Assistant Professor, Department
More informationTwo-Layer Network Equivalent for Electromagnetic Transients
1328 IEEE TRANSACTIONS ON POWER DELIVERY, VOL. 18, NO. 4, OCTOBER 2003 Two-Layer Network Equivalent for Electromagnetic Transients Mohamed Abdel-Rahman, Member, IEEE, Adam Semlyen, Life Fellow, IEEE, and
More informationELEN 610 Data Converters
Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power
More informationOperational Amplifiers
Operational Amplifiers A Linear IC circuit Operational Amplifier (op-amp) An op-amp is a high-gain amplifier that has high input impedance and low output impedance. An ideal op-amp has infinite gain and
More informationFrequency Dependent Aspects of Op-amps
Frequency Dependent Aspects of Op-amps Frequency dependent feedback circuits The arguments that lead to expressions describing the circuit gain of inverting and non-inverting amplifier circuits with resistive
More informationExperimental verification of the Chua s circuit designed with UGCs
Experimental verification of the Chua s circuit designed with UGCs C. Sánchez-López a), A. Castro-Hernández, and A. Pérez-Trejo Autonomous University of Tlaxcala Calzada Apizaquito S/N, Apizaco, Tlaxcala,
More informationCMOS Digital Integrated Circuits Lec 13 Semiconductor Memories
Lec 13 Semiconductor Memories 1 Semiconductor Memory Types Semiconductor Memories Read/Write (R/W) Memory or Random Access Memory (RAM) Read-Only Memory (ROM) Dynamic RAM (DRAM) Static RAM (SRAM) 1. Mask
More informationFour-Channel Thermistor Temperature-to-Pulse- Width Converter
19-234; Rev ; 1/2 General Description The four-channel thermistor temperature-topulse-width converter measures the temperatures of up to four thermistors and converts them to a series of output pulses
More informationDigital logic signals
Digital logic signals This worksheet and all related files are licensed under the Creative Commons Attribution License, version 1.0. To view a copy of this license, visit http://creativecommons.org/licenses/by/1.0/,
More informationDigital logic signals
Digital logic signals This worksheet and all related files are licensed under the Creative Commons Attribution License, version 1.0. To view a copy of this license, visit http://creativecommons.org/licenses/by/1.0/,
More informationIEEE TRANSACTIONS ON POWER DELIVERY, VOL. 22, NO. 1, JANUARY /$ IEEE
IEEE TRANSACTIONS ON POWER DELIVERY, VOL. 22, NO. 1, JANUARY 2007 195 Analysis of Half-Turn Effect in Power Transformers Using Nonlinear-Transient FE Formulation G. B. Kumbhar, S. V. Kulkarni, Member,
More informationAUTOMOTIVE CURRENT TRANSDUCER OPEN LOOP TECHNOLOGY HAH1BVW S/08
AUTOMOTIVE CURRENT TRANSDUCER OPEN LOOP TECHNOLOGY HAH1BVW S/08 Introduction The HAH1BVW family is for the electronic measurement of DC, AC or pulsed currents in high power and low voltage automotive applications
More informationIH5341, IH5352. Dual SPST, Quad SPST CMOS RF/Video Switches. Description. Features. Ordering Information. Applications. Pinouts.
SEMICONDUCTOR IH, IH2 December Features Description Dual SPST, Quad SPST CMOS RF/Video Switches R DS(ON) < Ω Switch Attenuation Varies Less Than db From DC to 00MHz "OFF" Isolation > 0dB Typical at 0MHz
More informationLecture 340 Characterization of DACs and Current Scaling DACs (5/1/10) Page 340-1
Lecture 34 Characterization of DACs and Current Scaling DACs (5//) Page 34 LECTURE 34 CHARACTERZATON OF DACS AND CURRENT SCALNG DACS LECTURE ORGANZATON Outline ntroduction Static characterization of DACs
More informationLow-Sensitivity, Highpass Filter Design with Parasitic Compensation
Low-Sensitivity, Highpass Filter Design with Parasitic Compensation Introduction This Application Note covers the design of a Sallen-Key highpass biquad. This design gives low component and op amp sensitivities.
More informationMeasurement of a Clock-Tuned Digital Non-Foster Circuit for Positive or Negative Digital Capacitance
Measurement of a Clock-Tuned Digital Non-Foster Circuit for Positive or Negative Digital Capacitance Patrick J. Kehoe, Killian K. Steer, and Thomas P. Weldon Department of Electrical and Computer Engineering
More informationCentralized Supplementary Controller to Stabilize an Islanded AC Microgrid
Centralized Supplementary Controller to Stabilize an Islanded AC Microgrid ESNRajuP Research Scholar, Electrical Engineering IIT Indore Indore, India Email:pesnraju88@gmail.com Trapti Jain Assistant Professor,
More informationOperational amplifiers (Op amps)
Operational amplifiers (Op amps) v R o R i v i Av i v View it as an ideal amp. Take the properties to the extreme: R i, R o 0, A.?!?!?!?! v v i Av i v A Consequences: No voltage dividers at input or output.
More informationSuccessive Approximation ADCs
Department of Electrical and Computer Engineering Successive Approximation ADCs Vishal Saxena Vishal Saxena -1- Successive Approximation ADC Vishal Saxena -2- Data Converter Architectures Resolution [Bits]
More informationMM74C908 Dual CMOS 30-Volt Relay Driver
Dual CMOS 30-Volt Relay Driver General Description The MM74C908 is a general purpose dual high voltage driver capable of sourcing a minimum of 250 ma at V OUT = V CC 3V, and T J = 65 C. The MM74C908 consists
More informationGeorgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)
Georgia Institute of Technology School of Electrical and Computer Engineering Midterm-1 Exam (Solution) ECE-6414 Spring 2012 Friday, Feb. 17, 2012 Duration: 50min First name Solutions Last name Solutions
More informationIMPROVEMENT POSSIBILITIES OF THE DEVICE
IMPROVEMENT POSSIBILITIES OF THE DEVICE FOR MEASURING OF SMALL CAPACITIES Ventseslav Draganov Draganov, Zlatko Dimitrov Stanchev, Ilya Trendafilov Tanchev Department of Telecommunication, Technical University
More informationTECHNICAL INFORMATION
TECHNICAL INFORMATION THE EFFECTS OF ESR AND ESL IN DIGITAL DECOUPLING APPLICATIONS by Jeffrey Cain, Ph.D. AVX Corporation Abstract: It is common place for digital integrated circuits to operate at switching
More informationD/A Converters. D/A Examples
D/A architecture examples Unit element Binary weighted Static performance Component matching Architectures Unit element Binary weighted Segmented Dynamic element matching Dynamic performance Glitches Reconstruction
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationanalyse and design a range of sine-wave oscillators understand the design of multivibrators.
INTODUTION In this lesson, we investigate some forms of wave-form generation using op amps. Of course, we could use basic transistor circuits, but it makes sense to simplify the analysis by considering
More informationA Nonlinear Dynamic S/H-ADC Device Model Based on a Modified Volterra Series: Identification Procedure and Commercial CAD Tool Implementation
IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, VOL. 52, NO. 4, AUGUST 2003 1129 A Nonlinear Dynamic S/H-ADC Device Model Based on a Modified Volterra Series: Identification Procedure and Commercial
More informationERROR SOURCE IDENTIFICATION AND STABILITY TEST OF A PRECISION CAPACITANCE MEASUREMENT SYSTEM
106 SOUTH AFRICAN INSTITUTE OF ELECTRICAL ENGINEERS Vol.101(3) September 2010 ERROR SOURCE IDENTIFICATION AND STABILITY TEST OF A PRECISION CAPACITANCE MEASUREMENT SYSTEM S. Nihtianov* and X. Guo* # *
More informationEE5311- Digital IC Design
EE5311- Digital IC Design Module 3 - The Inverter Janakiraman V Assistant Professor Department of Electrical Engineering Indian Institute of Technology Madras Chennai September 3, 2018 Janakiraman, IITM
More informationTrek electrostatic voltmeters Setup, environment, working conditions
Dr. Maciej A. Noras 1 Introduction Abstract An analysis of basic sources of errors for electrostatic voltmeter measurements is presented. Stray capacitance and synchronous noise pickup are identified as
More informationEE 466/586 VLSI Design. Partha Pande School of EECS Washington State University
EE 466/586 VLSI Design Partha Pande School of EECS Washington State University pande@eecs.wsu.edu Lecture 8 Power Dissipation in CMOS Gates Power in CMOS gates Dynamic Power Capacitance switching Crowbar
More informationElectronics Prof. D C Dube Department of Physics Indian Institute of Technology Delhi
Electronics Prof. D C Dube Department of Physics Indian Institute of Technology Delhi Module No. 07 Differential and Operational Amplifiers Lecture No. 39 Summing, Scaling and Averaging Amplifiers (Refer
More informationECE 220 Laboratory 4 Volt Meter, Comparators, and Timer
ECE 220 Laboratory 4 Volt Meter, Comparators, and Timer Michael W. Marcellin Please follow all rules, procedures and report requirements as described at the beginning of the document entitled ECE 220 Laboratory
More informationADIKAVI NANNAYA UNIVERSITY::RAJAMAHENDRAVARAM II BTech (EIE) I Semester BTEIE301 DIGITAL LOGIC DESIGN MODEL QUESTION PAPER Time:3 hrs. Max.
II BTech (EIE) I Semester BTEIE301 DIGITAL LOGIC DESIGN SECTION-A (4 X 15 = 60 M) 1. a) List out the Basic Theorems and Properties of Boolean Algebra. Justify with the Proof (15M) b) Explain how 1's complement
More informationLecture 7, ATIK. Continuous-time filters 2 Discrete-time filters
Lecture 7, ATIK Continuous-time filters 2 Discrete-time filters What did we do last time? Switched capacitor circuits with nonideal effects in mind What should we look out for? What is the impact on system
More informationOptimal Charging of Capacitors
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: FUNDAMENTAL THEORY AND APPLICATIONS, VOL. 47, NO. 7, JULY 2000 1009 Optimal Charging of Capacitors Steffen Paul, Student Member, IEEE, Andreas M. Schlaffer,
More informationPURPOSE: See suggested breadboard configuration on following page!
ECE4902 Lab 1 C2011 PURPOSE: Determining Capacitance with Risetime Measurement Reverse Biased Diode Junction Capacitance MOSFET Gate Capacitance Simulation: SPICE Parameter Extraction, Transient Analysis
More informationReversible Implementation of Ternary Content Addressable Memory (TCAM) Interface with SRAM
International Journal of Electrical Electronics Computers & Mechanical Engineering (IJEECM) ISSN: 2278-2808 Volume 5 Issue 4 ǁ April. 2017 IJEECM journal of Electronics and Communication Engineering (ijeecm-jec)
More informationA novel Capacitor Array based Digital to Analog Converter
Chapter 4 A novel Capacitor Array based Digital to Analog Converter We present a novel capacitor array digital to analog converter(dac architecture. This DAC architecture replaces the large MSB (Most Significant
More informationM E F I N A L P R O J E C T
M E 5 6 4 3 F I N A L P R O J E C T DENSITY METER Shing Lik Wong, Yi Hu, Jasmin Hume December 2011 ABSTRACT The density of matter is defined as the ratio of mass to volume. We have constructed an instrument
More informationPower Grid Analysis Based on a Macro Circuit Model
I 6-th Convention of lectrical and lectronics ngineers in Israel Power Grid Analysis Based on a Macro Circuit Model Shahar Kvatinsky *, by G. Friedman **, Avinoam Kolodny *, and Levi Schächter * * Department
More informationMM82C19 16-Line to 1-Line Multiplexer
16-Line to 1-Line Multiplexer General Description The multiplex 16 digital lines to 1 output. A 4-bit address code determines the particular 1-of-16 inputs which is routed to the output. The data is inverted
More information