I/O7 I/O6 GND I/O5 I/O4. Pin Con fig u ra tion Pin Con fig u ra tion

Save this PDF as:
 WORD  PNG  TXT  JPG

Size: px
Start display at page:

Download "I/O7 I/O6 GND I/O5 I/O4. Pin Con fig u ra tion Pin Con fig u ra tion"

Transcription

1 2M x 8 HIGH SPEED LOW POWER ASYRONOUS CMOS STATIC RAM Ex tended Tem per a ture TTS2MWV8 FEATURES High Speed access times 25, 35ns High-perfromace, low power CMOS process Multiple center power and ground pins for greater noise immunity Fully static operation: no clock or refresh required TTL compatible inputs and outputs VDD = 3.0V 10% Military and Extended Temperature Ranges Expansion to x16 stack for higher density DESCRIPTIONS The TTS2MWV8 is a high speed low power, 2M-word by 8-bit CMOS static RAM. This TTS2MWV is fab ri cated us ing high performance CMOS tech nol ogy. This highly re li able pro cess cou pled with in no va tive cir cuit de sign tech niques, yields higher performance and low power con sump tion de vices. When CE is HIGH (de se lected) the de vice as sumes a standby mode at which the power dis si pa tion can be re duced down with CMOS in put lev els. The TTS2MWV8 op er ates from a sin gle power sup ply and all in puts are TTL-com pat i ble. The TTS2MWV8 is available in 44 pin LCC and 52 pin Leaded and non-leaded stackable LCC (SLCC). Func tion Block Di a gram A15 A16 A17 A18 A20 A0 A1 A2 A3 A4 CE OE I/O7 I/O6 GND V DD I/O5 I/O4 I/O0 I/O1 V DD GND I/O2 I/O3 WE A14 A13 A12 A11 A10 A19 A9 A8 A7 A6 BOTTOM VIEW A5 Pin Con fig u ra tion Pin Con fig u ra tion 1

2 TT Semiconductor Pre lim i nary TTS2MWV8 TRUTH TABLE Mode WE CE OE I/O Op er a tion V DD Current Not Se lected (Power Down) X H X High-Z I SB1,I SB2 Out put Dis abled H L H High-Z I CC Read H L L D OUT I CC Write L L X D IN I CC ABSOLUTE MAXIMUM RATINGS 1 Sym bol Pa ram e ter Value Unit V TERM Ter mi nal Volt age with Re spect to GND -0.5 to V DD V V DD V DD Re lates to GND -0.3 to 4.0 V T STG Stor age Tem per a ture -65 to +220 C P T Power Dissiaption 1.0 W 1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational specification is not implied. Exposure to absolute maximum rating conditions for extend periods may effect reliability. CAPACITAE 1,2 Sym bol Pa ram e ter Conditions Max Unit C IN In put Ca pac i tance V IN = 0 V 6 pf C I/O In put/out put Ca pac i tance V OUT = 0 V 8 pf 1. Test initial and after any design or process changes that may affect these parameters 2. Test Conditions: T A =25 C, f = 1 MHz, V DD = 3.3V OPERATING RANGE(V DD ) Range Am bi ent Temper a ture Mil i tary (M) -55C to +125C Ex tended Mil i tary (EM) -55C to +150C Extended Tem per a ture (ET) -55C to +175C 2

3 TTS2MWV8 Ex tended Tem per a ture TT Semiconductor DC ELECTRICAL CHARACTERISTICS V DD =3.3V 10% Sym bol Pa ram e ter Test Con di tions Min Max Unit V OH Out put HIGH Volt age V DD = Min, I OH = -1.0mA V V OL Out put LOW Volt age V DD = Min, I OL = 1.0mA V V IH In put HIGH Volt age 2.0 V DD +0.3 V V IL In put LOW Volt age V I LI In put Leak age GND V IN V DD A I LO Out put Leak age GND V OUT V DD, A Out puts Dis abled POWER SUPPLY CHARACTERISTICS V DD =3.3V 10% Sym bol Pa ram e ter Test Con di tions Min Max Min Max Unit I CC V DD Dy namic Op er at ing V DD = Max. Mil ma Sup ply Cur rent I OUT = 0 ma, f = f MAX EM ET Typ I CC1 Op er at ing V DD = Max. Mil ma Sup ply Cur rent I OUT = 0 ma, f = 0 EM ET I SB1 TTL Standby Cur rent V DD = Max. Mil ma (TTL In puts) V IN = V IH or V IL EM CS1 V IH,f = 0, CS2 = V IL ET I SB2 CMOS Standby Cur rent V DD = Max. Mil ma (CMOS In puts) CS1 V DD - 0.2V EM CS2 0.2V ET Typ At f = f MAX, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change. 2. Typical values are measured at V DD = 3.0V, T A =25 C and not 100% tested. 3. ILI and ILO tested up to 150 C 3

4 TT Semiconductor Pre lim i nary TTS2MWV8 Pa ram e ter In put Pulse Level In put Fall and Rise Times AC TEST CONDITIONS Unit (3.3V 10%) 0.4V to VDD-0.3V 1.5ns In put and Out put Tim ing V DD /2 and Ref er ence Level (V REF ) Out put Load See Fig ures 1 and 2 READ CYCLE SWITCHING CHARACTERISTICS 1 25ns 35ns Sym bol Pa ram e ter Min Max Min Max Unit t RC Read Cy cle Time ns t AA Ad dress Ac cess Time ns t OHA Out put Hold Time ns t ACE CS1/CS2 Ac cess Time ns t DOE OE Ac cess Time ns 2 t HZOE OE to High-Z Ouput ns 2 t LZOE OE to Low-Z Out put ns 2 t HZCE CE to High-Z Out put ns 2 t LZCE CE Low-Z Out put ns 1. Test Conditions assume signal transition times of 2ns or less, timing references levels of 1.25V. Input pulse levels of 0.4V to V DD -0.2V and output loading specified in Figure Tested with the load in Figure 2. Transition is measured ±500mV from steady state voltage. Not 100% tested. 4

5 TTS2MWV8 Ex tended Tem per a ture TT Semiconductor 5

6 TT Semiconductor Pre lim i nary TTS2MWV8 WRITE CYCLE SWITCHING CHARACTERISTICS 1,2 25ns 35ns Sym bol Pa ram e ter Min Max Min Max Unit t WC Write Cy cle Time ns t SCS1 / t SCS2 CS1/CS2 to Write End ns t AW Ad dress Setup Time to Write End ns t HA Ad dress Hold from Write End ns t SA Ac cess Setup Time ns t PWE WE Pulse Width ns t SD Data Write to End ns t HD Data Hold from Wrtite End ns t HZWE WE Low to High Z Out put ns t LZWE WE High to Low Z Out put ns 1. Test Conditions assume signal transition time of 2ns or less, timing references levels of 1.25V. Input pulse levels of 0.4V to VDD-0.2V and output loading specified in Figure The internal write time is defined by the overlap of CE LOW and WE LOW. All signals must be invalid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write. 3.Tested with the load in Figure 2. Transition is measured ±500mV from steady state voltage. Not 100% tested. 6

7 TTS2MWV8 Ex tended Tem per a ture TT Semiconductor 7

8 TT Semiconductor Pre lim i nary TTS2MWV8 DATA RETENTION SWITCHING CHARACTERISTICS Sym bol Pa ram e ter Test Con di tion Min Typ 1 Max Unit V DR V DD for Data Re ten tion See Data Re ten tion Waveform V I DR Data Re ten tion Cur rent V CC = 1.6V, CE V CC - 0.2V ma t SDR Data Re ten tion Setup Time See Data Re ten tion Wave form 0 - ns t RDR Re cov ery Time See Data Re ten tion Wave form t RC - ns 1. Values are measured V DD = 3.0V, T A = 25 C Contact factory if elevated temperature is needed.. 8

9 TTS2MWV8 Ex tended Tem per a ture TT Semiconductor Fig ure 1: 44 Pin LCC Fig ure 2: 52Pin SLCC 9

10 TT Semiconductor Pre lim i nary TTS2MWV8 Fig ure 3: 52Pin "J Lead" SLCC Fig ure 3: 52 Pin Gullwing SLCC 10

11 TTS2MWV8 Ex tended Tem per a ture TT Semiconductor Fig ure 4: Ordering Information 10

Description LB I/O15 I/O14 I/O13 I/O12 GND I/O11 I/O10 I/O9 I/O8

Description LB I/O15 I/O14 I/O13 I/O12 GND I/O11 I/O10 I/O9 I/O8 18k x 16 HIGH SPEED ASYN CHRON OUS CMOS STATIC RAM Ex tended Tem per a ture TTS18WV16 FEATURES -High-speed access time: 0,5,35,45ns -Low Active Power: 55mW (typical) -Low stand-by power: 1 W (typical)

More information

SRAM AS5LC512K8. 512K x 8 SRAM 3.3 VOLT HIGH SPEED SRAM with CENTER POWER PINOUT. PIN ASSIGNMENT (Top View)

SRAM AS5LC512K8. 512K x 8 SRAM 3.3 VOLT HIGH SPEED SRAM with CENTER POWER PINOUT. PIN ASSIGNMENT (Top View) 512K x 8 SRAM 3.3 VOLT HIGH SPEED SRAM with CENTER POWER PINOUT AVAILABLE AS MILITARY SPECIFICATIONS MIL-STD-883 for Ceramic Extended Temperature Plastic (COTS) FEATURES Ultra High Speed Asynchronous Operation

More information

3-Mbit (128K 24) Static RAM

3-Mbit (128K 24) Static RAM 3-Mbit (128K 24) Static RAM Features High speed t AA = 10 ns Low active power I CC = 175 ma at f = 100 MHz Low CMOS standby power I SB2 = 25 ma Operating voltages of 3.3 ± 0.3 V 2.0 V data retention Automatic

More information

High Speed Super Low Power SRAM

High Speed Super Low Power SRAM Revision History Rev. No. History Issue Date 2.0 Initial issue with new naming rule Feb.15, 2005 2.1 2.2 Add 48CSP-6x8mm package outline Revise 48CSP-8x10mm pkg code from W to K Mar. 08, 2005 Oct.25, 2005

More information

2-Mbit (128K x 16)Static RAM

2-Mbit (128K x 16)Static RAM 2-Mbit (128K x 16)Static RAM Features Functional Description Pin-and function-compatible with CY7C1011CV33 High speed t AA = 10 ns Low active power I CC = 90 ma @ 10 ns (Industrial) Low CMOS standby power

More information

5 V 64K X 16 CMOS SRAM

5 V 64K X 16 CMOS SRAM September 2006 A 5 V 64K X 16 CMOS SRAM AS7C1026C Features Industrial (-40 o to 85 o C) temperature Organization: 65,536 words 16 bits Center power and ground pins for low noise High speed - 15 ns address

More information

3.3 V 64K X 16 CMOS SRAM

3.3 V 64K X 16 CMOS SRAM September 2006 Advance Information AS7C31026C 3.3 V 64K X 16 CMOS SRAM Features Industrial (-40 o to 85 o C) temperature Organization: 65,536 words 16 bits Center power and ground pins for low noise High

More information

3.3 V 256 K 16 CMOS SRAM

3.3 V 256 K 16 CMOS SRAM August 2004 AS7C34098A 3.3 V 256 K 16 CMOS SRAM Features Pin compatible with AS7C34098 Industrial and commercial temperature Organization: 262,144 words 16 bits Center power and ground pins High speed

More information

16-Mbit (1M x 16) Pseudo Static RAM

16-Mbit (1M x 16) Pseudo Static RAM 16-Mbit (1M x 16) Pseudo Static RAM Features Advanced low-power architecture High speed: 55 ns, 70 ns Wide voltage range: 2.7V to 3.3V Typical active current: 3 ma @ f = 1 MHz Typical active current: 13

More information

8-Mbit (512K x 16) Pseudo Static RAM

8-Mbit (512K x 16) Pseudo Static RAM 8-Mbit (512K x 16) Pseudo Static RAM Features Advanced low-power architecture High speed: 55 ns, 70 ns Wide voltage range: 2.7V to 3.3V Typical active current: 2 ma @ f = 1 MHz Typical active current:

More information

SRAM & FLASH Mixed Module

SRAM & FLASH Mixed Module 128K x 16 SRAM & 512K x 16 FLASH SRAM / FLASH MEMORY ARRAY SRAM & FLASH PIN ASSIGNMENT (Top View) 68 Lead CQFP (QT) FEATURES Operation with single 5V supply High speed: 35ns SRAM, 90ns FLASH Built in decoupling

More information

HM6264A Series. Features. Ordering Information word 8-bit High Speed CMOS Static RAM

HM6264A Series. Features. Ordering Information word 8-bit High Speed CMOS Static RAM 8192-word 8-bit High Speed CMOS Static RAM Features Low-power standby 0.1 mw (typ) 10 µw (typ) L-/LL-version Low power operation 15 mw/mhz (typ) Fast access time l00/120/ (max) Single +5 V supply Completely

More information

April 2004 AS7C3256A

April 2004 AS7C3256A pril 2004 S7C3256 3.3V 32K X 8 CMOS SRM (Common I/O) Features Pin compatible with S7C3256 Industrial and commercial temperature options Organization: 32,768 words 8 bits High speed - 10/12/15/20 ns address

More information

1-Mbit (64K x 16) Static RAM

1-Mbit (64K x 16) Static RAM 1-Mbit (64K x 16) Static RAM Features Very high speed 55 ns Temperature Ranges Industrial: 40 C to 85 C Automotive: 40 C to 125 C Wide voltage range 2.2V - 3.6V Pin compatible with CY62126BV Ultra-low

More information

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register Description: The NTE74HC165 is an 8 bit parallel in/serial out shift register in a 16 Lead DIP type package

More information

IS61C K x 16 HIGH-SPEED CMOS STATIC RAM

IS61C K x 16 HIGH-SPEED CMOS STATIC RAM ISC K x HIGH-SPEED CMOS STATIC RAM FEATURES High-speed access time: 0,,, and 0 ns CMOS low power operation 0 mw (typical) operating 0 µw (typical) standby TTL compatible interface levels Single V ± 0%

More information

8-Mbit (512 K 16) Static RAM

8-Mbit (512 K 16) Static RAM 8-Mbit (512 K 16) Static RAM 8-Mbit (512K x 16) Static RAM Features Temperature ranges 40 C to 85 C High speed t AA = 10 ns Low active power I CC = 110 ma at f = 100 MHz Low CMOS standby power I SB2 =

More information

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset Description: The NTE74HC109 is a dual J K flip flip with set and reset in a 16 Lead plastic DIP

More information

White Electronic Designs

White Electronic Designs 查询 WS1M32-25HSCA 供应商 White Electronic Designs 捷多邦, 专业 PCB 打样工厂,24 小时加急 出货 1Mx32 SRAM MODULE FEATURES Access Times of 17, 20, 25ns Packaging 4 lead, 2mm CQFP, (Package 511) 66 pin PGA Type, 1 35" sq, Hermetic

More information

NTE74176 Integrated Circuit TTL 35Mhz Presettable Decade Counter/Latch

NTE74176 Integrated Circuit TTL 35Mhz Presettable Decade Counter/Latch NTE74176 Integrated Circuit TTL 35Mhz Presettable Decade Counter/Latch Description: The NTE74176 is a high speed monolithic counter in a 14 Lead plastic DIP type package consisting of four DC coupled master

More information

SRM2264L10/12 CMOS 64K-BIT STATIC RAM. Low Supply Current Access Time 100ns/120ns 8,192 Words 8 Bits, Asynchronous DESCRIPTION

SRM2264L10/12 CMOS 64K-BIT STATIC RAM. Low Supply Current Access Time 100ns/120ns 8,192 Words 8 Bits, Asynchronous DESCRIPTION DESCRIPTION SRM2264L10/12 CMOS 64K-BIT STATIC RAM Low Supply Current Access Time 100ns/120ns 8,192 Words 8 Bits, Asynchronous The SRM2264L10/12 is an 8,192-word 8-bit asynchronous, static, random access

More information

MM54HC175 MM74HC175 Quad D-Type Flip-Flop With Clear

MM54HC175 MM74HC175 Quad D-Type Flip-Flop With Clear MM54HC175 MM74HC175 Quad D-Type Flip-Flop With Clear General Description This high speed D-TYPE FLIP-FLOP with complementary outputs utilizes advanced silicon-gate CMOS technology to achieve the high noise

More information

MM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear

MM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear MM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear General Description These J-K Flip-Flops utilize advanced silicon-gate CMOS technology They possess the high noise immunity and low power dissipation of

More information

NTE4035B Integrated Circuit CMOS, 4 Bit Parallel In/Parallel Out Shift Register

NTE4035B Integrated Circuit CMOS, 4 Bit Parallel In/Parallel Out Shift Register NTE4035B Integrated Circuit CMOS, 4 Bit Parallel In/Parallel Out Shift Register Description: The NTE4035B is a 4 bit shift register in a 16 Lead DIP type package constructed with MOS P Channel an N Channel

More information

Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS

Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS TECHNICAL DATA IN74ACT74 Dual D Flip-Flop with Set and Reset High-Speed Silicon-Gate CMOS The IN74ACT74 is identical in pinout to the LS/ALS74, HC/HCT74. The IN74ACT74 may be used as a level converter

More information

DS Tap Silicon Delay Line FEATURES PIN ASSIGNMENT. PIN DESCRIPTION TAP 1 TAP 5 TAP Output Number +5 Volts

DS Tap Silicon Delay Line FEATURES PIN ASSIGNMENT. PIN DESCRIPTION TAP 1 TAP 5 TAP Output Number +5 Volts DS00 -Tap Silicon Delay Line FEATURES All-silicon time delay taps equally spaced Delay tolerance ± ns or ±%, whichever is greater Stable and precise over temperature and voltage range Leading and trailing

More information

2M x 32 Bit 5V FPM SIMM. Fast Page Mode (FPM) DRAM SIMM S51T04JD Pin 2Mx32 FPM SIMM Unbuffered, 1k Refresh, 5V. General Description.

2M x 32 Bit 5V FPM SIMM. Fast Page Mode (FPM) DRAM SIMM S51T04JD Pin 2Mx32 FPM SIMM Unbuffered, 1k Refresh, 5V. General Description. Fast Page Mode (FPM) DRAM SIMM 322006-S51T04JD Pin 2Mx32 Unbuffered, 1k Refresh, 5V General Description The module is a 2Mx32 bit, 4 chip, 5V, 72 Pin SIMM module consisting of (4) 1Mx16 (SOJ) DRAM. The

More information

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook. INTEGRATED CIRCUITS Supersedes data of 1998 Apr 13 IC24 Data Handbook 1998 Apr 20 FEATURES Wide operating voltage: 1.0 to 5.5 V Optimized for low voltage applications: 1.0 to 3.6 V Accepts TTL input levels

More information

32K x 8 EEPROM - 5 Volt, Byte Alterable

32K x 8 EEPROM - 5 Volt, Byte Alterable 32K x 8 EEPROM - 5 Volt, Byte Alterable Description The is a high performance CMOS 32K x 8 E 2 PROM. It is fabricated with a textured poly floating gate technology, providing a highly reliable 5 Volt only

More information

Standard Products UT54ACS109/UT54ACTS109 Dual J-K Flip-Flops. Datasheet November 2010

Standard Products UT54ACS109/UT54ACTS109 Dual J-K Flip-Flops. Datasheet November 2010 Standard Products UT54ACS109/UT54ACTS109 Dual J-K Flip-Flops Datasheet November 2010 www.aeroflex.com/logic FEATURES 1.2μ CMOS - Latchup immune High speed Low power consumption Single 5 volt supply Available

More information

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop 3-STATE Octal D-Type Edge-Triggered Flip-Flop General Description The MM74HC574 high speed octal D-type flip-flops utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity

More information

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear September 1983 Revised February 1999 MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear General Description The MM74HC161 and MM74HC163

More information

MM74HC573 3-STATE Octal D-Type Latch

MM74HC573 3-STATE Octal D-Type Latch MM74HC573 3-STATE Octal D-Type Latch General Description The MM74HC573 high speed octal D-type latches utilize advanced silicon-gate P-well CMOS technology. They possess the high noise immunity and low

More information

HB56A1636B/SB-6B/7B/8B

HB56A1636B/SB-6B/7B/8B 16,777,216-word 36-bit High-Density Dynamic RAM Module ADE-203-591A(Z) Rev. 1.0 05/10/96 Description The HB56A1636 is a 16-Mbit 36 dynamic RAM module, consisting of 36 16-Mbit DRAMs (HM5116100BS) sealed

More information

BCD-TO-DECIMAL DECODER HIGH-VOLTAGE SILICON-GATE CMOS IW4028B TECHNICAL DATA

BCD-TO-DECIMAL DECODER HIGH-VOLTAGE SILICON-GATE CMOS IW4028B TECHNICAL DATA TECHNICAL DATA BCD-TO-DECIMAL DECODER HIGH-OLTAGE SILICON-GATE CMOS IW4028B The IW4028B types are BCD-to-decimal or binary-tooctal decoders consisting of buffering on all 4 inputs, decoding-logic gates,

More information

HN58C256 Series word 8-bit Electrically Erasable and Programmable CMOS ROM

HN58C256 Series word 8-bit Electrically Erasable and Programmable CMOS ROM 32768-word 8-bit Electrically Erasable and Programmable CMOS ROM ADE-203-092G (Z) Rev. 7.0 Nov. 29, 1994 Description The Hitachi HN58C256 is a electrically erasable and programmable ROM organized as 32768-word

More information

MM74HC374 3-STATE Octal D-Type Flip-Flop

MM74HC374 3-STATE Octal D-Type Flip-Flop 3-STATE Octal D-Type Flip-Flop General Description The MM74HC374 high speed Octal D-Type Flip-Flops utilize advanced silicon-gate CMOS technology. They possess the high noise immunity and low power consumption

More information

74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State) INTEGRATED CIRCUITS inputs/outputs; positive edge-trigger (3-State) 1998 Jul 29 FEATURES 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic Supply voltage range of 2.7 to 3.6 Complies with

More information

UT54ACTS74E Dual D Flip-Flops with Clear & Preset July, 2013 Datasheet

UT54ACTS74E Dual D Flip-Flops with Clear & Preset July, 2013 Datasheet UT54ACTS74E Dual D Flip-Flops with Clear & Preset July, 2013 Datasheet www.aeroflex.com/logic FEATURES m CRH CMOS process - Latchup immune High speed Low power consumption Wide power supply operating range

More information

MM74HC373 3-STATE Octal D-Type Latch

MM74HC373 3-STATE Octal D-Type Latch MM74HC373 3-STATE Octal D-Type Latch General Description The MM74HC373 high speed octal D-type latches utilize advanced silicon-gate CMOS technology. They possess the high noise immunity and low power

More information

54AC258 54ACT258 Quad 2-Input Multiplexer with TRI-STATE Outputs

54AC258 54ACT258 Quad 2-Input Multiplexer with TRI-STATE Outputs 54AC258 54ACT258 Quad 2-Input Multiplexer with TRI-STATE Outputs General Description The AC/ ACT258 is a quad 2-input multiplexer with TRI-STATE outputs. Four bits of data from two sources can be selected

More information

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter Rev. 5 1 July 27 Product data sheet 1. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device. It provides an inverting single stage function. The standard output

More information

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02. Rev. 04 11 July 2007 Product data sheet 1. General description 2. Features 3. Ordering information 74HC1G02 and 74HCT1G02 are high speed Si-gate CMOS devices. They provide a 2-input NOR function. The HC

More information

IBM IBM M IBM B IBM P 4M x 4 12/10 DRAM

IBM IBM M IBM B IBM P 4M x 4 12/10 DRAM IBM01164004M x 412/10, 5.0VMMDD31DSU-011010328. IBM0116400P 4M x 412/10, 3.3V, LP, SRMMDD31DSU-011010328. IBM0116400M 4M x 412/10, 5.0V, LP, SRMMDD31DSU-011010328. IBM0116400B4M x 412/10, 3.3VMMDD31DSU-011010328.

More information

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop General Description The MM74HC574 high speed octal D-type flip-flops utilize advanced silicon-gate P-well CMOS technology. They possess the high

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 7C/CT/CU/CMOS Logic Family Specifications The IC06 7C/CT/CU/CMOS Logic Package Information The IC06 7C/CT/CU/CMOS

More information

IBM B IBM P 8M x 8 12/11 EDO DRAM

IBM B IBM P 8M x 8 12/11 EDO DRAM 8M x 812/11, 3.3V, EDO. 8M x 812/11, 3.3V, LP, SR, EDO. Features 8,388,608 word by 8 bit organization Single 3.3 ±0.3V power supply Extended Data Out before Refresh - 4096 cycles/retention Time only Refresh

More information

MM74HC373 3-STATE Octal D-Type Latch

MM74HC373 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Latch General Description The MM74HC373 high speed octal D-type latches utilize advanced silicon-gate CMOS technology. They possess the high noise immunity and low power consumption

More information

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS INTEGRATE CIRCUITS Octal -type flip-flop; positive edge-trigger (3-State) Supersedes data of February 1996 IC24 ata Handbook 1997 Mar 12 FEATURES Wide supply voltage range of 1.2V to 3.6V In accordance

More information

MM54HC373 MM74HC373 TRI-STATE Octal D-Type Latch

MM54HC373 MM74HC373 TRI-STATE Octal D-Type Latch MM54HC373 MM74HC373 TRI-STATE Octal D-Type Latch General Description These high speed octal D-type latches utilize advanced silicon-gate CMOS technology They possess the high noise immunity and low power

More information

DQ0 DQ1 DQ2 DQ3 NC WE# RAS# A0 A1 A2 A3 A4 A5. x = speed

DQ0 DQ1 DQ2 DQ3 NC WE# RAS# A0 A1 A2 A3 A4 A5. x = speed DRAM MT4LCME1, MT4LCMB6 For the latest data sheet, please refer to the Micron Web site: www.micron.com/products/datasheets/dramds.html FEATURES Single +3.3 ±0.3 power supply Industry-standard x pinout,

More information

INTEGRATED CIRCUITS. 74F154 1-of-16 decoder/demultiplexer. Product specification Jan 08. IC15 Data Handbook

INTEGRATED CIRCUITS. 74F154 1-of-16 decoder/demultiplexer. Product specification Jan 08. IC15 Data Handbook INTEGRATED CIRCUITS 1-of-16 decoder/demultiplexer 1990 Jan 08 IC15 Data Handbook Decoder/demultiplexer FEATURES 16-line demultiplexing capability Mutually exclusive outputs 2-input enable gate for strobing

More information

74HC238; 74HCT to-8 line decoder/demultiplexer

74HC238; 74HCT to-8 line decoder/demultiplexer Product data sheet 1. General description 2. Features 74HC238 and 74HCT238 are high-speed Si-gate CMOS devices and are pin compatible with Low-Power Schottky TTL (LSTTL). The 74HC238/74HCT238 decoders

More information

54AC174/54ACT174 Hex D Flip-Flop with Master Reset

54AC174/54ACT174 Hex D Flip-Flop with Master Reset 54AC174/54ACT174 Hex D Flip-Flop with Master Reset General Description The AC/ ACT174 is a high-speed hex D flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The information

More information

UT54ACS164/UT54ACTS164 8-Bit Shift Registers January, 2018 Datasheet

UT54ACS164/UT54ACTS164 8-Bit Shift Registers January, 2018 Datasheet UT54AS164/UT54ATS164 8-Bit Shift egisters January, 2018 Datasheet The most important thing we build is trust FEATUES AND-gated (enable/disable) serial inputs Fully buffered clock and serial inputs Direct

More information

Presettable 4-Bit Binary UP/DOWN Counter High-Performance Silicon-Gate CMOS

Presettable 4-Bit Binary UP/DOWN Counter High-Performance Silicon-Gate CMOS TECHNICAL DATA IN74HC193A Presettable 4-Bit Binary UP/DOWN Counter High-Performance Silicon-Gate CMOS The IN74HC193A is identical in pinout to the LS/ALS193. The device inputs are compatible with standard

More information

74LVC823A 9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State)

74LVC823A 9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State) INTEGRATED CIRCUITS inputs/outputs; positive-edge trigger (3-State) 1998 Sep 24 FEATURES 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic Supply voltage range of 2.7V to 3.6V Complies

More information

74HC393; 74HCT393. Dual 4-bit binary ripple counter

74HC393; 74HCT393. Dual 4-bit binary ripple counter Product data sheet 1. General description 2. Features 3. Quick reference data The 74HC393; HCT393 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). It is specified

More information

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to: Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). The has octal D-type transparent latches featuring separate

More information

UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125

UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125 UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125 BUS BUFFER/LINE DRIVER 3-STATE DESCRIPTION The U74LVC1G125 is a single bus buffer/line driver with 3-state output. When the output enable ( ΟΕ ) is high the output

More information

DS34C87T CMOS Quad TRI-STATE Differential Line Driver

DS34C87T CMOS Quad TRI-STATE Differential Line Driver DS34C87T CMOS Quad TRI-STATE Differential Line Driver General Description The DS34C87T is a quad differential line driver designed for digital data transmission over balanced lines The DS34C87T meets all

More information

Standard Products UT54ACS273/UT54ACTS273 Octal D-Flip-Flops with Clear. Datasheet December 16, 2011

Standard Products UT54ACS273/UT54ACTS273 Octal D-Flip-Flops with Clear. Datasheet December 16, 2011 Standard Products UT54AS273/UT54ATS273 Octal -Flip-Flops with lear atasheet ecember 16, 2011 www.aeroflex.com/logic FEATUES ontains eight flip-flops with single-rail outputs Buffered clock and direct clear

More information

IBM IBM M IBM B IBM P 4M x 4 11/11 EDO DRAM

IBM IBM M IBM B IBM P 4M x 4 11/11 EDO DRAM IBM01174054M x 411/11, 5.0V, EDOMMDD64DSU-001012331. IBM0117405P4M x 411/11, 3.3V, EDO, LP, SRMMDD64DSU-001012331. IBM0117405M4M x 411/11, 5.0V, EDO, LP, SRMMDD64DSU-001012331. IBM0117405B4M x 411/11,

More information

Standard Products UT54ACS139/UT54ACTS139 Dual 2-Line to 4-Line Decoders/Demultiplexers. Datasheet November 2010

Standard Products UT54ACS139/UT54ACTS139 Dual 2-Line to 4-Line Decoders/Demultiplexers. Datasheet November 2010 Standard Products UT54ACS9/UT54ACTS9 Dual -Line to 4-Line Decoders/Demultiplexers Datasheet November 00 www.aeroflex.com/logic FEATURES Incorporates two enable inputs to simplify cascading and/or data

More information

MM74C90 MM74C93 4-Bit Decade Counter 4-Bit Binary Counter

MM74C90 MM74C93 4-Bit Decade Counter 4-Bit Binary Counter 4-Bit Decade Counter 4-Bit Binary Counter General Description The MM74C90 decade counter and the MM74C93 binary counter and complementary MOS (CMOS) integrated circuits constructed with N- and P-channel

More information

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1. Rev. 01 3 September 2009 Product data sheet 1. General description 2. Features 3. Ordering information is a high-speed Si-gate CMOS device. It provides a 2-input OR function. Symmetrical output impedance

More information

Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download:

More information

CD4070BM CD4070BC Quad 2-Input EXCLUSIVE-OR Gate CD4077BM CD4077BC Quad 2-Input EXCLUSIVE-NOR Gate

CD4070BM CD4070BC Quad 2-Input EXCLUSIVE-OR Gate CD4077BM CD4077BC Quad 2-Input EXCLUSIVE-NOR Gate CD4070BM CD4070BC Quad 2-Input EXCLUSIVE-OR Gate CD4077BM CD4077BC Quad 2-Input EXCLUSIVE-NOR Gate General Description Employing complementary MOS (CMOS) transistors to achieve wide power supply operating

More information

CD74HC109, CD74HCT109

CD74HC109, CD74HCT109 Data sheet acquired from Harris Semiconductor SCHS140 March 1998 CD74HC109, CD74HCT109 Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger [ /Title (CD74H C109, CD74H CT109) /Subject Dual J- Fliplop

More information

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset October 1987 Revised January 1999 CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset General Description The CD4027BC dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits

More information

UNISONIC TECHNOLOGIES CO., LTD

UNISONIC TECHNOLOGIES CO., LTD UNISONIC TECHNOLOGIES CO., LTD BUS BUFFER/LINE DRIVER 3-STATE DESCRIPTION The U74LVC1G125 is a single bus buffer/line driver with 3-state output. When the output enable ( ΟΕ ) is high the output will be

More information

ORDERING INFORMATION T A PACKAGE ORDERABLE PARTNUMBER. SOIC - D -40 to 85 SOP NS Reel of 2000 MC74HC164NSR HC164

ORDERING INFORMATION T A PACKAGE ORDERABLE PARTNUMBER. SOIC - D -40 to 85 SOP NS Reel of 2000 MC74HC164NSR HC164 Wide Operating Voltage Range of 2 V to 6V Outputs Can Drive Up To 10 LSTTL Loads Low Power Consumption, 80- A Max I CC Typical t pd =20 ns 4-mA Output Drive at 5V Low Input Current of 1 A Max AND-Gated

More information

MM74HC139 Dual 2-To-4 Line Decoder

MM74HC139 Dual 2-To-4 Line Decoder MM74HC139 Dual 2-To-4 Line Decoder General Description The MM74HC139 decoder utilizes advanced silicon-gate CMOS technology, and is well suited to memory address decoding or data routing applications.

More information

HM514400B/BL Series HM514400C/CL Series

HM514400B/BL Series HM514400C/CL Series ADE-203-269A (Z) HM514400B/BL Series HM514400C/CL Series 1,048,576-word 4-bit Dynamic Random Access Memory Rev. 1.0 Nov. 29, 1994 The Hitachi HM514400B/BL, HM514400C/CL are CMOS dynamic RAM organized 1,048,576-

More information

CD4029BM CD4029BC Presettable Binary Decade Up Down Counter

CD4029BM CD4029BC Presettable Binary Decade Up Down Counter CD4029BM CD4029BC Presettable Binary Decade Up Down Counter General Description The CD4029BM CD4029BC is a presettable up down counter which counts in either binary or decade mode depending on the voltage

More information

DS1742. Y2KC Nonvolatile Timekeeping RAM PIN CONFIGURATION

DS1742. Y2KC Nonvolatile Timekeeping RAM PIN CONFIGURATION Y2KC Nonvolatile Timekeeping RAM FEATURES Integrated NV SRAM, Real-Time Clock, Crystal, Power-Fail Control Circuit and Lithium Energy Source Clock Registers are Accessed Identically to the Static RAM;

More information

UT54ACTQ16374 RadHard CMOS 16-bit D Flip-Flop TTL Inputs, and Three-State Outputs Datasheet

UT54ACTQ16374 RadHard CMOS 16-bit D Flip-Flop TTL Inputs, and Three-State Outputs Datasheet Standard Products UT54ACTQ16374 RadHard CMOS 16-bit D Flip-Flop TTL Inputs, and Three-State Outputs Datasheet May 16, 212 www.aeroflex.com/radhard FEATURES 16 non-inverting D flip-flops with three-state

More information

INTEGRATED CIRCUITS. 74ALS138 1-of-8 decoder/demultiplexer. Product specification 1996 Jul 03 IC05 Data Handbook

INTEGRATED CIRCUITS. 74ALS138 1-of-8 decoder/demultiplexer. Product specification 1996 Jul 03 IC05 Data Handbook INTEGRATED CIRCUITS 1996 Jul 03 IC05 Data Handbook FEATURES Demultiplexing capability Multiple input enable for easy expansion Ideal for memory chip select decoding DESCRIPTION The decoder accepts three

More information

.SET-RESET CAPABILITY

.SET-RESET CAPABILITY DUAL D TYPE FLIP FLOP.SET-RESET CAPABILITY STATIC FLIP-FLOP OPERATION - RETAINS STATE INDEFINITELY WITH CLOCK LEEL EITHER HIGH OR LOW MEDIUM-SPEED OPERATION - 16MHz (typ.) CLOCK TOGGLE RATE AT 10 QUIESCENT

More information

MM74HC154 4-to-16 Line Decoder

MM74HC154 4-to-16 Line Decoder 4-to-16 Line Decoder General Description The MM74HC154 decoder utilizes advanced silicon-gate CMOS technology, and is well suited to memory address decoding or data routing applications. It possesses high

More information

INTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook.

INTEGRATED CIRCUITS. 74LV259 8-bit addressable latch. Product specification Supersedes data of 1997 Jun 06 IC24 Data Handbook. INTEGRATED CIRCUITS Supersedes data of 1997 Jun 06 IC24 Data Handbook 1998 May 20 FEATURES Optimized for low voltage applicatio: 1.0 to 3.6 V Accepts TTL input levels between = 2.7 V and = 3.6 V Typical

More information

CD4013BC Dual D-Type Flip-Flop

CD4013BC Dual D-Type Flip-Flop Dual D-Type Flip-Flop General Description The CD4013B dual D-type flip-flop is a monolithic complementary MOS (CMOS) integrated circuit constructed with N- and P-channel enhancement mode transistors. Each

More information

74VHC74 Dual D-Type Flip-Flop with Preset and Clear

74VHC74 Dual D-Type Flip-Flop with Preset and Clear 74HC74 Dual D-Type Flip-Flop with Preset and Clear General Description Ordering Code: October 1992 Revised March 1999 The HC74 is an advanced high speed CMOS Dual D- Type Flip-Flop fabricated with silicon

More information

NL27WZ126. Dual Buffer with 3 State Outputs. The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 V to 5.5 V supply.

NL27WZ126. Dual Buffer with 3 State Outputs. The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 V to 5.5 V supply. Dual Buffer with 3 State Outputs The NL27WZ126 is a high performance dual noninverting buffer operating from a 1.65 to 5.5 supply. Features Extremely igh Speed: t PD 2.6 ns (typical) at = 5.0 Designed

More information

Low Power Quint Exclusive OR/NOR Gate

Low Power Quint Exclusive OR/NOR Gate 100307 Low Power Quint Exclusive OR/NOR Gate General Description The 100307 is monolithic quint exclusive-or/nor gate. The Function output is the wire-or of all five exclusive-or outputs. All inputs have

More information

INTEGRATED CIRCUITS. 74F85 4-bit magnitude comparator. Product specification 1994 Sep 27 IC15 Data Handbook. Philips Semiconductors

INTEGRATED CIRCUITS. 74F85 4-bit magnitude comparator. Product specification 1994 Sep 27 IC15 Data Handbook. Philips Semiconductors INTEGRATED CIRCUITS 1994 Sep 27 IC15 Data Handbook Philips Semiconductors FEATURES High-impedance NPN base inputs for reduced loading (20µA in High and ow states) Magnitude comparison of any binary words

More information

MM74HC00 Quad 2-Input NAND Gate

MM74HC00 Quad 2-Input NAND Gate MM74HC00 Quad 2-Input NAND Gate General Description The MM74HC00 NAND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption

More information

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device. 74HC1G09 Rev. 02 18 December 2007 Product data sheet 1. General description 2. Features 3. Ordering information The 74HC1G09 is a high-speed Si-gate CMOS device. The 74HC1G09 provides the 2-input ND function

More information

SGM7SZ00 Small Logic Two-Input NAND Gate

SGM7SZ00 Small Logic Two-Input NAND Gate GENERAL DESCRIPTION The SGM7SZ00 is a single two-input NAND gate from SGMICRO s Small Logic series. The device is fabricated with advanced CMOS technology to achieve ultra-high speed with high output drive

More information

74VHC574 74VHCT574 Octal D-Type Flip-Flop with 3-STATE Outputs

74VHC574 74VHCT574 Octal D-Type Flip-Flop with 3-STATE Outputs 74VHC574 74VHCT574 Octal D-Type Flip-Flop with 3-STATE Outputs General Description The VHC574/VHCT574 is an advanced high speed CMOS octal flip-flop with 3-STATE output fabricated with silicon gate CMOS

More information

74ACT825 8-Bit D-Type Flip-Flop

74ACT825 8-Bit D-Type Flip-Flop 8-Bit D-Type Flip-Flop General Description The ACT825 is an 8-bit buffered register. They have Clock Enable and Clear features which are ideal for parity bus interfacing in high performance microprogramming

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS

More information

Features. Y Wide supply voltage range 3V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL compatibility Fan out of 2

Features. Y Wide supply voltage range 3V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL compatibility Fan out of 2 CD40192BM CD40192BC Synchronous 4-Bit Up Down Decade Counter CD40193BM CD40193BC Synchronous 4-Bit Up Down Binary Counter General Description These up down counters are monolithic complementary MOS (CMOS)

More information

54F 74F410 Register Stack 16 x4ram TRI-STATE Output Register

54F 74F410 Register Stack 16 x4ram TRI-STATE Output Register 54F 74F410 Register Stack 16 x4ram TRI-STATE Output Register General Description The F410 is a register-oriented high-speed 64-bit Read Write Memory organized as 16-words by 4-bits An edgetriggered 4-bit

More information

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs. Rev. 03 31 January 2005 Product data sheet 1. General description 2. Features 3. Quick reference data The is a high-speed Si-gate CMOS device and is pin compatible with Low-Power Schottky TTL (LSTTL).

More information

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset General Description These dual J-K flip-flops are monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS Logic Family Specifications The IC6 74C/CT/CU/CMOS Logic Package Information The IC6 74C/CT/CU/CMOS

More information

MM74HC08 Quad 2-Input AND Gate

MM74HC08 Quad 2-Input AND Gate Quad 2-Input AND Gate General Description The MM74HC08 AND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard

More information

NJU BIT PARALLEL TO SERIAL CONVERTER PRELIMINARY PACKAGE OUTLINE GENERAL DESCRIPTION PIN CONFIGURATION FEATURES BLOCK DIAGRAM

NJU BIT PARALLEL TO SERIAL CONVERTER PRELIMINARY PACKAGE OUTLINE GENERAL DESCRIPTION PIN CONFIGURATION FEATURES BLOCK DIAGRAM PRELIMINARY 11-BIT PARALLEL TO SERIAL CONVERTER GENERAL DESCRIPTION The NJU3754 is an 11-bit parallel to serial converter especially applying to MCU input port expander. It can operate from 2.7V to 5.5V.

More information