Signal Circuit and Transistor Small-Signal Model

Size: px
Start display at page:

Download "Signal Circuit and Transistor Small-Signal Model"

Transcription

1 Snal cut an anto Sall-Snal Mol Lctu not: Sc. 5 Sa & Sth 6 th E: Sc. 5.5 & 6.7 Sa & Sth 5 th E: Sc. 4.6 & 5.6 F. Najaba EE65 Wnt 0

2 anto pl lopnt Ba & Snal Ba Snal only Ba Snal - Ba? MOS... : : S... MOS... : : S MOS... : : F. Najaba EE65 Wnt 0

3 Fnn nal ccut lnt -- to to olta unt Equaton Ba Snal: Ba: Snal:?? to an a a to n th nal ccut. F. Najaba EE65 Wnt 0

4 Fnn nal ccut lnt -- apacto apacto olta unt Equaton Ba Snal: /t Ba: /t Snal: c c?? c t t t c t c capacto an a a capacto n th nal ccut. o Snc cont. 0.. capacto act a an opn ccut o ba ccut. F. Najaba EE65 Wnt 0

5 Fnn nal ccut lnt S & S npnnt olta ouc olta unt Equaton Ba Snal: S S S S cont Ba: S S S S cont Snal: S S S S?? S S S S Slaly: n npnnt olta ouc bco a hot ccut! n npnnt cunt ouc bco an opn ccut! F. Najaba EE65 Wnt 0 Exc: Show that pnnt ouc an a pnnt ouc

6 Suay o nal ccut lnt to& capacto: o apacto act a opn ccut n th ba ccut. h Sa npnnt olta ouc.. : Ectly oun npnnt cunt ouc: Ectly opn ccut o aul about cunt o a thy a NO al cunt ouc aly ct an/o channl wth oulaton wa no! pnnt ouc: Non-lna Elnt: o o & tanto? h Sa nt! F. Najaba EE65 Wnt 0

7 o Snal pon Ba Snal : xp n Ba : xp n Snal : xp n xp n xp n xp n? xp n nt quaton! quaton non-lna! lat to ba alu! F. Najaba EE65 Wnt 0

8 o all-nal ol: F. Najaba EE65 Wnt 0 xp n? n n n n n n n n << xp :...! xp Exapnon : aylo S n

9 Foal aton o all nal ol F. Najaba EE65 Wnt 0! a a >> a << Sall nal an: a a a Snal Ba o lnt : Ba o lnt : Snal o lnt a a : a a a a a...!...! aylo S Expanon a a

10 aton o o all nal ol F. Najaba EE65 Wnt 0 n S n S n S n S n S n S S n S n S n n n S n n n n / o can b plac wth a to n th nal ccut!

11 Sall nal ol chaacttc Sall nal ol qualnt to appoxatn th non-ln chaacttc cu by a ln tannt to th cu at th ba pont n F. Najaba EE65 Wnt 0

12 aton o MOS all nal ol MOS quaton: S G 0 Snal Ba o MOS S : S G 0 Ba o MOS S : S G 0 Snal o MOS : 0 S aylo S Expanon n aabl S S S S S S... S S S F. Najaba EE65 Wnt 0 S S S

13 aton o MOS all nal ol F. Najaba EE65 Wnt 0 S S S 0.5 S S t ox n L W λ µ O t S t ox n S t ox n L W L W S S λ µ λ µ o S S S t ox n t ox n S L W L W S S λ λ λ λ λ µ λ µ λ 0 o

14 MOS all nal ccut ol nput opn ccut 0 an o Statnt o KL wo lnt n paalll o o >> λ λ O O O F. Najaba EE65 Wnt 0

15 PMOS ccut all nal ol ntcal to NMOS PMOS* NMOS PMOS all-nal ccut ol ntcal to NMOS o W wll u NMOS ccut ol o both! o Fo both NMOS an PMOS whl 0 an 0 nal quantt: an can b nat! F. Najaba EE65 Wnt 0 Exc: PMOS all nal ol ollow aton o NMOS all-nal ol

16 aton o BJ all nal ol BJ quaton: B E / β Snal Ba o BJ B E : B E Ba o BJ B E : B E Snal o BJ b c b c : b b c b c B W n to po aylo S Expanon n aabl o both B an. E B E b E b E E c F. Najaba EE65 Wnt 0

17 aton o BJ all nal ol F. Najaba EE65 Wnt 0 o c b c b b / B β b b B E β B E / B / β E E E E E E o E E E E

18 BJ all nal ccut ol b b c b c o to btwn B & E Statnt o KL wo lnt n paalll B W ollow S&S: b not a o E Sla to NMOS/PMOS th all ccut ol o a PNP BJ th a a that o a NPN. F. Najaba EE65 Wnt 0

19 ltnat BJ all nal ccut ol F. Najaba EE65 Wnt 0 β β β B B Mol β b Mol

20 Suay o tanto all nal ol F. Najaba EE65 Wnt 0 o O λ opaon o MOS an BJ all-nal ccut ol:. MOS ha an nnt to n th nput whl BJ ha a nt to typcally al kω.. BJ ubtantally la than that o a MOS BJ ha a uch hh an. 3. o alu a typcally la 0 o kω. o >> o both. NMOS/PMOS o B β NPN/PNP BJ

6. Introduction to Transistor Amplifiers: Concepts and Small-Signal Model

6. Introduction to Transistor Amplifiers: Concepts and Small-Signal Model 6. ntoucton to anssto mples: oncepts an Small-Sgnal Moel Lectue notes: Sec. 5 Sea & Smth 6 th E: Sec. 5.4, 5.6 & 6.3-6.4 Sea & Smth 5 th E: Sec. 4.4, 4.6 & 5.3-5.4 EE 65, Wnte203, F. Najmaba Founaton o

More information

Period vs. Length of a Pendulum

Period vs. Length of a Pendulum Gaphcal Mtho n Phc Gaph Intptaton an Lnazaton Pat 1: Gaphng Tchnqu In Phc w u a vat of tool nclung wo, quaton, an gaph to mak mol of th moton of objct an th ntacton btwn objct n a tm. Gaph a on of th bt

More information

6. Cascode Amplifiers and Cascode Current Mirrors

6. Cascode Amplifiers and Cascode Current Mirrors 6. Cascde plfes and Cascde Cuent Ms Seda & Sth Sec. 7 (MOS ptn (S&S 5 th Ed: Sec. 6 MOS ptn & ne fequency espnse ECE 0, Fall 0, F. Najabad Cascde aplfe s a ppula buldn blck f ICs Cascde Cnfuatn CG stae

More information

Week 9: Multivibrators, MOSFET Amplifiers

Week 9: Multivibrators, MOSFET Amplifiers ELE 2110A Electronc Crcuts Week 9: Multbrators, MOSFET Aplfers Lecture 09-1 Multbrators Topcs to coer Snle-stae MOSFET aplfers Coon-source aplfer Coon-dran aplfer Coon-ate aplfer eadn Assnent: Chap 14.1-14.5

More information

Active Load. Reading S&S (5ed): Sec. 7.2 S&S (6ed): Sec. 8.2

Active Load. Reading S&S (5ed): Sec. 7.2 S&S (6ed): Sec. 8.2 cte La ean S&S (5e: Sec. 7. S&S (6e: Sec. 8. In nteate ccuts, t s ffcult t fabcate essts. Instea, aplfe cnfuatns typcally use acte las (.e. las ae w acte eces. Ths can be ne usn a cuent suce cnfuatn,.e.

More information

FYSE400 ANALOG ELECTRONICS

FYSE400 ANALOG ELECTRONICS YSE400 ANALOG ELECTONCS LECTUE 3 Bipolar Sub Circuits 1 BPOLA SUB CCUTS Bipolar Current Sinks and -Sources Transistor operates in forwardactive region. < < sat CE CN max CE < < + BN CN BN max CE N N N

More information

P a g e 5 1 of R e p o r t P B 4 / 0 9

P a g e 5 1 of R e p o r t P B 4 / 0 9 P a g e 5 1 of R e p o r t P B 4 / 0 9 J A R T a l s o c o n c l u d e d t h a t a l t h o u g h t h e i n t e n t o f N e l s o n s r e h a b i l i t a t i o n p l a n i s t o e n h a n c e c o n n e

More information

Graphical Analysis of a BJT Amplifier

Graphical Analysis of a BJT Amplifier 4/6/2011 A Graphcal Analyss of a BJT Amplfer lecture 1/18 Graphcal Analyss of a BJT Amplfer onsder agan ths smple BJT amplfer: ( t) = + ( t) O O o B + We note that for ths amplfer, the output oltage s

More information

T h e C S E T I P r o j e c t

T h e C S E T I P r o j e c t T h e P r o j e c t T H E P R O J E C T T A B L E O F C O N T E N T S A r t i c l e P a g e C o m p r e h e n s i v e A s s es s m e n t o f t h e U F O / E T I P h e n o m e n o n M a y 1 9 9 1 1 E T

More information

9/12/2013. Microelectronics Circuit Analysis and Design. Modes of Operation. Cross Section of Integrated Circuit npn Transistor

9/12/2013. Microelectronics Circuit Analysis and Design. Modes of Operation. Cross Section of Integrated Circuit npn Transistor Mcoelectoncs Ccut Analyss and Desgn Donald A. Neamen Chapte 5 The pola Juncton Tanssto In ths chapte, we wll: Dscuss the physcal stuctue and opeaton of the bpola juncton tanssto. Undestand the dc analyss

More information

Load Equations. So let s look at a single machine connected to an infinite bus, as illustrated in Fig. 1 below.

Load Equations. So let s look at a single machine connected to an infinite bus, as illustrated in Fig. 1 below. oa Euatons Thoughout all of chapt 4, ou focus s on th machn tslf, thfo w wll only pfom a y smpl tatmnt of th ntwok n o to s a complt mol. W o that h, but alz that w wll tun to ths ssu n Chapt 9. So lt

More information

Applications of Lagrange Equations

Applications of Lagrange Equations Applcaton of agang Euaton Ca Stuy : Elctc Ccut ng th agang uaton of oton, vlop th athatcal ol fo th ccut hown n Fgu.Sulat th ult by SIMI. Th ccuty paat a: 0.0 H, 0.00 H, 0.00 H, C 0.0 F, C 0. F, 0 Ω, Ω

More information

Problem Free Expansion of Ideal Gas

Problem Free Expansion of Ideal Gas Problem 4.3 Free Expanon o Ideal Ga In general: ds ds du P dv P dv NR V dn Snce U o deal ga ndependent on olume (du=), and N = cont n the proce: dv In a ere o nntemal ree expanon, entropy change by: S

More information

Basic Electrical Engineering for Welding [ ] --- Introduction ---

Basic Electrical Engineering for Welding [ ] --- Introduction --- Basc Elctrcal Engnrng for Wldng [] --- Introducton --- akayosh OHJI Profssor Ertus, Osaka Unrsty Dr. of Engnrng VIUAL WELD CO.,LD t-ohj@alc.co.jp OK 15 Ex. Basc A.C. crcut h fgurs n A-group show thr typcal

More information

(8) Gain Stage and Simple Output Stage

(8) Gain Stage and Simple Output Stage EEEB23 Electoncs Analyss & Desgn (8) Gan Stage and Smple Output Stage Leanng Outcome Able to: Analyze an example of a gan stage and output stage of a multstage amplfe. efeence: Neamen, Chapte 11 8.0) ntoducton

More information

Multi-linear Systems and Invariant Theory. in the Context of Computer Vision and Graphics. Class 4: Mutli-View 3D-from-2D. CS329 Stanford University

Multi-linear Systems and Invariant Theory. in the Context of Computer Vision and Graphics. Class 4: Mutli-View 3D-from-2D. CS329 Stanford University Mult-lna Sytm and Invaant hoy n th Contxt of Comut Von and Gahc Cla 4: Mutl-Vw 3D-fom-D CS39 Stanfod Unvty Amnon Shahua Cla 4 Matal W Wll Cov oday Eola Gomty and Fundamntal Matx h lan+aallax modl and latv

More information

Is current gain generally significant in FET amplifiers? Why or why not? Substitute each capacitor with a

Is current gain generally significant in FET amplifiers? Why or why not? Substitute each capacitor with a FET Sall Snal Mdband Mdel Ntatn: C arables and quanttes are enerally desnated wth an uppercase subscrpt. AC arables and quanttes are enerally desnated wth a lwercase subscrpt. Phasr ntatn wll be used when

More information

College of Engineering Department of Electronics and Communication Engineering. Test 2

College of Engineering Department of Electronics and Communication Engineering. Test 2 Name: Student D Number: Secton Number: 01/0/03/04 A/B Lecturer: Dr Jamaludn/ Dr Azn Wat/ Dr Jehana Ermy/ Prof Md Zan Table Number: ollege of Engneerng Department of Electroncs and ommuncaton Engneerng

More information

Lecture 14: More MOS Circuits and the Differential Amplifier

Lecture 14: More MOS Circuits and the Differential Amplifier Lecture 4: More MOS rcuts an the Dfferental Aplfer Gu-Yeon We Dson of nneern an Apple Scences Harar Unersty uyeon@eecs.harar.eu We Oerew Rean S&S: hapter 5.0, 6.~, 6.6 ackroun Han seen soe of the basc

More information

Lecture 27 Bipolar Junction Transistors

Lecture 27 Bipolar Junction Transistors Lecture 27 polar Juncton Transstors ELETRIAL ENGINEERING: PRINIPLES AND APPLIATIONS, Fourth Edton, by Allan R. Hambley, 2008 Pearson Educaton, Inc. polar Juncton Transstors 1. Understand bpolar juncton

More information

EE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS. Kenneth R. Laker, University of Pennsylvania

EE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS. Kenneth R. Laker, University of Pennsylvania 1 EE 560 CHIP INPUT AND OUTPUT (I/0) CIRCUITS 2 -> ESD PROTECTION CIRCUITS (INPUT PADS) -> ON-CHIP CLOCK GENERATION & DISTRIBUTION -> OUTPUT PADS -> ON-CHIP NOISE DUE TO PARASITIC INDUCTANCE -> SUPER BUFFER

More information

ES 330 Electronics II Homework # 5 (Fall 2016 Due Wednesday, October 4, 2017)

ES 330 Electronics II Homework # 5 (Fall 2016 Due Wednesday, October 4, 2017) Pag1 Na olutions E 33 Elctonics II Howok # 5 (Fall 216 Du Wdnsday, Octob 4, 217) Pobl 1 (25 pots) A coon-itt aplifi uss a BJT with cunt ga = 1 whn biasd at I =.5 A. It has a collcto sistanc of = 1 k. (a)

More information

College of Engineering Department of Electronics and Communication Engineering. Test 2 MODEL ANSWERS

College of Engineering Department of Electronics and Communication Engineering. Test 2 MODEL ANSWERS Nae: tudet Nube: ect: ectue: z at Fazea zlee Jehaa y Jaalud able Nube: llee f ee eatet f lectcs ad ucat ee est O N, Y 050 ubject de : B73 use tle : lectcs alyss & es ate : uust 05 e llwed : hu 5 utes stucts

More information

Ερωτήσεις και ασκησεις Κεφ. 10 (για μόρια) ΠΑΡΑΔΟΣΗ 29/11/2016. (d)

Ερωτήσεις και ασκησεις Κεφ. 10 (για μόρια) ΠΑΡΑΔΟΣΗ 29/11/2016. (d) Ερωτήσεις και ασκησεις Κεφ 0 (για μόρια ΠΑΡΑΔΟΣΗ 9//06 Th coffcnt A of th van r Waals ntracton s: (a A r r / ( r r ( (c a a a a A r r / ( r r ( a a a a A r r / ( r r a a a a A r r / ( r r 4 a a a a 0 Th

More information

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 ECE 6412, Spring 2002 Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120 Problem 1O 2O 3 4 5 6 7 8 Score INSTRUCTIONS: This exam is closed book with four sheets of notes permitted. The exam consists of

More information

CHAPTER 13. Exercises. E13.1 The emitter current is given by the Shockley equation:

CHAPTER 13. Exercises. E13.1 The emitter current is given by the Shockley equation: HPT 3 xercses 3. The emtter current s gen by the Shockley equaton: S exp VT For operaton wth, we hae exp >> S >>, and we can wrte VT S exp VT Solng for, we hae 3. 0 6ln 78.4 mv 0 0.784 5 4.86 V VT ln 4

More information

Diode. Current HmAL Voltage HVL Simplified equivalent circuit. V γ. Reverse bias. Forward bias. Designation: Symbol:

Diode. Current HmAL Voltage HVL Simplified equivalent circuit. V γ. Reverse bias. Forward bias. Designation: Symbol: Dode Materal: Desgnaton: Symbol: Poste Current flow: ptype ntype Anode Cathode Smplfed equalent crcut Ideal dode Current HmAL 0 8 6 4 2 Smplfed model 0.5.5 2 V γ eal dode Voltage HVL V γ closed open V

More information

Microelectronics Circuit Analysis and Design. NMOS Common-Source Circuit. NMOS Common-Source Circuit 10/15/2013. In this chapter, we will:

Microelectronics Circuit Analysis and Design. NMOS Common-Source Circuit. NMOS Common-Source Circuit 10/15/2013. In this chapter, we will: Mcrelectrncs Crcut Analyss and Desn Dnald A. Neaen Chapter 4 Basc FET Aplfers In ths chapter, we wll: Inestate a snle-transstr crcut that can aplfy a sall, te-aryn nput snal Deelp sall-snal dels that are

More information

ELCT 503: Semiconductors. Fall 2014

ELCT 503: Semiconductors. Fall 2014 EL503 Semconductors Fall 2014 Lecture 09: BJ rcut Analyss Dr. Hassan Mostafa د. حسن مصطفى hmostafa@aucegypt.edu EL 503: Semconductors ntroducton npn transstor pnp transstor EL 503: Semconductors ntroducton

More information

ECE 2C, notes set 7: Basic Transistor Circuits; High-Frequency Response

ECE 2C, notes set 7: Basic Transistor Circuits; High-Frequency Response class notes, M. odwell, copyrhted 013 EE, notes set 7: Basc Transstor rcuts; Hh-Frequency esponse Mark odwell Unversty of alforna, Santa Barbara rodwell@ece.ucsb.edu 805-893-344, 805-893-36 fax oals class

More information

Lecture 8: 09/18/03 A.R. Neureuther Version Date 09/14/03 EECS 42 Introduction Digital Electronics Andrew R. Neureuther

Lecture 8: 09/18/03 A.R. Neureuther Version Date 09/14/03 EECS 42 Introduction Digital Electronics Andrew R. Neureuther EECS ntroduction Digital Electronics ndrew. Neureuther Lecture #8 Node Equations Systematic Node Equations Example: oltage and Current Dividers Example 5 Element Circuit Schwarz and Oldham 5-58,.5, &.6

More information

ELECTROMAGNETISM, NUCLEAR STRUCTURES & GRAVITATION

ELECTROMAGNETISM, NUCLEAR STRUCTURES & GRAVITATION . l & a s s Vo Flds o as l axwll a l sla () l Fld () l olasao () a Flx s () a Fld () a do () ad è s ( ). F wo Sala Flds s b dd l a s ( ) ad oool a s ( ) a oal o 4 qaos 3 aabls - w o Lal osas - oz abo Lal-Sd

More information

OH BOY! Story. N a r r a t iv e a n d o bj e c t s th ea t e r Fo r a l l a g e s, fr o m th e a ge of 9

OH BOY! Story. N a r r a t iv e a n d o bj e c t s th ea t e r Fo r a l l a g e s, fr o m th e a ge of 9 OH BOY! O h Boy!, was or igin a lly cr eat ed in F r en ch an d was a m a jor s u cc ess on t h e Fr en ch st a ge f or young au di enc es. It h a s b een s een by ap pr ox i ma t ely 175,000 sp ect at

More information

Relate p and T at equilibrium between two phases. An open system where a new phase may form or a new component can be added

Relate p and T at equilibrium between two phases. An open system where a new phase may form or a new component can be added 4.3, 4.4 Phas Equlbrum Dtrmn th slops of th f lns Rlat p and at qulbrum btwn two phass ts consdr th Gbbs functon dg η + V Appls to a homognous systm An opn systm whr a nw phas may form or a nw componnt

More information

Semiconductor Physics Problems 2015

Semiconductor Physics Problems 2015 Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible

More information

Structure and Features

Structure and Features Thust l Roll ans Thust Roll ans Stutu an atus Thust ans onsst of a psly ma a an olls. Thy hav hh ty an hh loa apats an an b us n small spas. Thust l Roll ans nopoat nl olls, whl Thust Roll ans nopoat ylnal

More information

P a g e 3 6 of R e p o r t P B 4 / 0 9

P a g e 3 6 of R e p o r t P B 4 / 0 9 P a g e 3 6 of R e p o r t P B 4 / 0 9 p r o t e c t h um a n h e a l t h a n d p r o p e r t y fr om t h e d a n g e rs i n h e r e n t i n m i n i n g o p e r a t i o n s s u c h a s a q u a r r y. J

More information

A L A BA M A L A W R E V IE W

A L A BA M A L A W R E V IE W A L A BA M A L A W R E V IE W Volume 52 Fall 2000 Number 1 B E F O R E D I S A B I L I T Y C I V I L R I G HT S : C I V I L W A R P E N S I O N S A N D TH E P O L I T I C S O F D I S A B I L I T Y I N

More information

VI. Transistor Amplifiers

VI. Transistor Amplifiers VI. Transstor Amplfers 6. Introducton In ths secton we wll use the transstor small-sgnal model to analyze and desgn transstor amplfers. There are two ssues that we need to dscuss frst: ) What are the mportant

More information

MOS transistors (in subthreshold)

MOS transistors (in subthreshold) MOS tanito (in ubthhold) Hitoy o th Tanito Th tm tanito i a gnic nam o a olid-tat dvic with 3 o mo tminal. Th ild-ct tanito tuctu wa it dcibd in a patnt by J. Lilinld in th 193! t took about 4 ya bo MOS

More information

I = α I I. Bipolar Junction Transistors (BJTs) 2.15 The Emitter-Coupled Pair. By using KVL: V

I = α I I. Bipolar Junction Transistors (BJTs) 2.15 The Emitter-Coupled Pair. By using KVL: V Bpolar Juncton ransstors (BJs).5 he Emtter-oupled Par By usng KL: + + 0 Wth the transstors based n the forward-acte mode, the reerse saturaton current of the collector-base juncton s neglgble. / α F ES

More information

( ) + is the distance from the point of interest to the location of the charge q i

( ) + is the distance from the point of interest to the location of the charge q i Elctcal Engy and apactanc 57. Bcaus lctc ocs a consvatv, th kntc ngy gand s qual to th dcas n lctcal potntal ngy, o + + 4 4 KE PE q( ).. so th coct choc s (a).. Fom consvaton o ngy, KE + PE KE + PE, o

More information

ME 200 Thermodynamics I Spring 2014 Examination 3 Thu 4/10/14 6:30 7:30 PM WTHR 200, CL50 224, PHY 112 LAST NAME FIRST NAME

ME 200 Thermodynamics I Spring 2014 Examination 3 Thu 4/10/14 6:30 7:30 PM WTHR 200, CL50 224, PHY 112 LAST NAME FIRST NAME M 00 hrodynac Sprng 014 xanaton 3 hu 4/10/14 6:30 7:30 PM WHR 00, CL50 4, PHY 11 Crcl your dvon: PHY 11 WHR 00 WHR 00 CL50 4 CL50 4 PHY 11 7:30 Joglkar 9:30 Wagrn 10:30 Gor 1:30 Chn :30 Woodland 4:30 Srcar

More information

EE40 Lec 20. MOS Circuits

EE40 Lec 20. MOS Circuits EE40 Lec 20 MOS Circuits eading: Chap. 12 of Hambley Supplement reading on MOS Circuits http://www.inst.eecs.berkeley.edu/~ee40/fa09/handouts/ee40_mos_circuit.pdf Slide 1 Bias circuits OUTLINE Smallsignal

More information

EE 330 Lecture 24. Small Signal Analysis Small Signal Analysis of BJT Amplifier

EE 330 Lecture 24. Small Signal Analysis Small Signal Analysis of BJT Amplifier EE 0 Lecture 4 Small Sgnal Analss Small Sgnal Analss o BJT Ampler Eam Frda March 9 Eam Frda Aprl Revew Sesson or Eam : 6:00 p.m. on Thursda March 8 n Room Sweene 6 Revew rom Last Lecture Comparson o Gans

More information

ANALYSIS: The mass rate balance for the one-inlet, one-exit control volume at steady state is

ANALYSIS: The mass rate balance for the one-inlet, one-exit control volume at steady state is Problm 4.47 Fgur P4.47 provds stady stat opratng data for a pump drawng watr from a rsrvor and dlvrng t at a prssur of 3 bar to a storag tank prchd 5 m abov th rsrvor. Th powr nput to th pump s 0.5 kw.

More information

1.4 Small-signal models of BJT

1.4 Small-signal models of BJT 1.4 Small-sgnal models of J Analog crcuts often operate wth sgnal levels that are small compared to the bas currents and voltages n the crcut. Under ths condton, ncremental or small-sgnal models can be

More information

Week 11: Differential Amplifiers

Week 11: Differential Amplifiers ELE 0A Electronc rcuts Week : Dfferental Amplfers Lecture - Large sgnal analyss Topcs to coer A analyss Half-crcut analyss eadng Assgnment: hap 5.-5.8 of Jaeger and Blalock or hap 7. - 7.3, of Sedra and

More information

NMOS (N-Channel Metal Oxide Semiconductor) Transistor. NMOS Transistor in Equilibrium

NMOS (N-Channel Metal Oxide Semiconductor) Transistor. NMOS Transistor in Equilibrium NMOS (N-Cannel Metal Oxide Semiconductor) Transistor e e e oxide insulator e e e NMOS Transistor in Equilibrium oxide insulator Wen te transistor is left alone, some electrons from te wells diffuse into

More information

Properties of CMOS Gates Snapshot

Properties of CMOS Gates Snapshot MOS logic 1 Properties of MOS Gates Snapshot High noise margins: V OH and V OL are at V DD and GND, respectively. No static power consumption: There never exists a direct path between V DD and V SS (GND)

More information

Ch. 9 Common Emitter Amplifier

Ch. 9 Common Emitter Amplifier Ch. 9 Common mttr mplfr Common mttr mplfr nput and put oltags ar 180 o -of-phas, whl th nput and put currnts ar n-phas wth th nput oltag. Output oltag ( V ) V V V C CC C C C C and V C ar -of-phas 10 μ

More information

Exercises for Frequency Response. ECE 102, Fall 2012, F. Najmabadi

Exercises for Frequency Response. ECE 102, Fall 2012, F. Najmabadi Eecses Fequency espnse EE 0, Fall 0, F. Najabad Eecse : Fnd the d-band an and the lwe cut- equency the aple belw. µ n (W/ 4 A/, t 0.5, λ 0, 0 µf, and µf Bth capacts ae lw- capacts. F. Najabad, EE0, Fall

More information

MOS Transistor Theory

MOS Transistor Theory CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS

More information

Engineering Circuit Analysis 8th Edition Chapter Nine Exercise Solutions

Engineering Circuit Analysis 8th Edition Chapter Nine Exercise Solutions Engnrng rcu naly 8h Eon hapr Nn Exrc Soluon. = KΩ, = µf, an uch ha h crcu rpon oramp. a For Sourc-fr paralll crcu: For oramp or b H 9V, V / hoo = H.7.8 ra / 5..7..9 9V 9..9..9 5.75,.5 5.75.5..9 . = nh,

More information

How to represent a joint, or a marginal distribution?

How to represent a joint, or a marginal distribution? School o Cou Scinc obabilisic Gahical ols Aoia Innc on Calo hos ic ing Lcu 8 Novb 9 2009 Raing ic ing @ CU 2005-2009 How o sn a join o a aginal isibuion? Clos-o snaion.g. Sal-bas snaion ic ing @ CU 2005-2009

More information

Lecture 11 VTCs and Delay. No lab today, Mon., Tues. Labs restart next week. Midterm #1 Tues. Oct. 7 th, 6:30-8:00pm in 105 Northgate

Lecture 11 VTCs and Delay. No lab today, Mon., Tues. Labs restart next week. Midterm #1 Tues. Oct. 7 th, 6:30-8:00pm in 105 Northgate EE4-Fall 2008 Digital Integrated Circuits Lecture VTCs and Delay Lecture # Announcements No lab today, Mon., Tues. Labs restart next week Midterm # Tues. Oct. 7 th, 6:30-8:00pm in 05 Northgate Exam is

More information

GMm. 10a-0. Satellite Motion. GMm U (r) - U (r ) how high does it go? Escape velocity. Kepler s 2nd Law ::= Areas Angular Mom. Conservation!!!!

GMm. 10a-0. Satellite Motion. GMm U (r) - U (r ) how high does it go? Escape velocity. Kepler s 2nd Law ::= Areas Angular Mom. Conservation!!!! F Satllt Moton 10a-0 U () - U ( ) 0 f ow g dos t go? scap locty Kpl s nd Law ::= Aas Angula Mo. Consaton!!!! Nwton s Unsal Law of Gaty 10a-1 M F F 1) F acts along t ln connctng t cnts of objcts Cntal Foc

More information

The CMOS Inverter: A First Glance

The CMOS Inverter: A First Glance The CMOS Inverter: A First Glance V DD S D V in V out C L D S CMOS Inverter N Well V DD V DD PMOS 2λ PMOS Contacts In Out In Out Metal 1 NMOS Polysilicon NMOS GND CMOS Inverter: Steady State Response V

More information

Interconnect (2) Buffering Techniques. Logical Effort

Interconnect (2) Buffering Techniques. Logical Effort Interconnect (2) Buffering Techniques. Logical Effort Lecture 14 18-322 Fall 2002 Textbook: [Sections 4.2.1, 8.2.3] A few announcements! M1 is almost over: The check-off is due today (by 9:30PM) Students

More information

The CMOS Inverter: A First Glance

The CMOS Inverter: A First Glance The CMOS Inverter: A First Glance V DD V in V out C L CMOS Properties Full rail-to-rail swing Symmetrical VTC Propagation delay function of load capacitance and resistance of transistors No static power

More information

THIS PAGE DECLASSIFIED IAW EO IRIS u blic Record. Key I fo mation. Ma n: AIR MATERIEL COMM ND. Adm ni trative Mar ings.

THIS PAGE DECLASSIFIED IAW EO IRIS u blic Record. Key I fo mation. Ma n: AIR MATERIEL COMM ND. Adm ni trative Mar ings. T H S PA G E D E CLA SSFED AW E O 2958 RS u blc Recod Key fo maon Ma n AR MATEREL COMM ND D cumen Type Call N u b e 03 V 7 Rcvd Rel 98 / 0 ndexe D 38 Eneed Dae RS l umbe 0 0 4 2 3 5 6 C D QC d Dac A cesson

More information

University Physics AI No. 10 The First Law of Thermodynamics

University Physics AI No. 10 The First Law of Thermodynamics Unversty hyscs I No he Frst Law o hermodynamcs lass Number Name Ihoose the orrect nswer Whch o the ollowng processes must volate the rst law o thermodynamcs? (here may be more than one answer!) (,B,D )

More information

ANALOG ELECTRONICS DR NORLAILI MOHD NOH

ANALOG ELECTRONICS DR NORLAILI MOHD NOH 24 ANALOG LTRONIS lass 5&6&7&8&9 DR NORLAILI MOHD NOH 3.3.3 n-ase cnfguatn V V Rc I π π g g R V /p sgnal appled t. O/p taken f. ted t ac gnd. The hybd-π del pdes an accuate epesentatn f the sall-sgnal

More information

Grid Transformations for CFD Calculations

Grid Transformations for CFD Calculations Coll of Ennn an Comput Scnc Mchancal Ennn Dpatmnt ME 69 Computatonal lu Dnamcs Spn Tct: 5754 Instuct: La Catto Intoucton G Tansfmatons f CD Calculatons W want to ca out ou CD analss n altnatv conat sstms.

More information

Conservation of Energy

Conservation of Energy Chapter 8 Conseraton o Ener 8.3 U + K = U + K mh + = m ( ) + m ( 3.5 ) = ( ) + F= m = 3. n+ m= m 3. n = m = m =.m 3 n =. 5. 9.8 m s =.98 N downward FIG. 8.3 (5. 3.) Δ A B 8.4 (a) K = W = W = m Δ h = m

More information

September 27, Introduction to Ordinary Differential Equations. ME 501A Seminar in Engineering Analysis Page 1. Outline

September 27, Introduction to Ordinary Differential Equations. ME 501A Seminar in Engineering Analysis Page 1. Outline Introucton to Ornar Dffrntal Equatons Sptmbr 7, 7 Introucton to Ornar Dffrntal Equatons Larr artto Mchancal Engnrng AB Smnar n Engnrng Analss Sptmbr 7, 7 Outln Rvw numrcal solutons Bascs of ffrntal quatons

More information

Chapter 6. Operational Amplifier. inputs can be defined as the average of the sum of the two signals.

Chapter 6. Operational Amplifier.  inputs can be defined as the average of the sum of the two signals. 6 Operatonal mpler Chapter 6 Operatonal mpler CC Symbol: nput nput Output EE () Non-nvertng termnal, () nvertng termnal nput mpedance : Few mega (ery hgh), Output mpedance : Less than (ery low) Derental

More information

Diffraction. Diffraction: general Fresnel vs. Fraunhofer diffraction Several coherent oscillators Single-slit diffraction. Phys 322 Lecture 28

Diffraction. Diffraction: general Fresnel vs. Fraunhofer diffraction Several coherent oscillators Single-slit diffraction. Phys 322 Lecture 28 Chapt 10 Phys 3 Lctu 8 Dffacton Dffacton: gnal Fsnl vs. Faunhof dffacton Sval cohnt oscllatos Sngl-slt dffacton Dffacton Gmald, 1600s: dffacto, dvaton of lght fom lna popagaton Dffacton s a consqunc of

More information

ECE 6412, Spring Final Exam Page 1

ECE 6412, Spring Final Exam Page 1 ECE 64, Spring 005 Final Exam Page FINAL EXAMINATION SOLUTIONS (Average score = 89/00) Problem (0 points This problem is required) A comparator consists of an amplifier cascaded with a latch as shown below.

More information

FEATURES Support multi-language OSD. PM70Support IR remote control. System auto recovery after power reconnected. Support daylight saving function

FEATURES Support multi-language OSD. PM70Support IR remote control. System auto recovery after power reconnected. Support daylight saving function onsider it secured T 16 H PG-4 TNLN V FTU upport multi-language P70upport remote control ystem auto recovery after power reconnected upport remote control, PTZ camera operations through -485, and PTZ Hot

More information

Small signal analysis

Small signal analysis Small gnal analy. ntroducton Let u conder the crcut hown n Fg., where the nonlnear retor decrbed by the equaton g v havng graphcal repreentaton hown n Fg.. ( G (t G v(t v Fg. Fg. a D current ource wherea

More information

Production Function Estimation

Production Function Estimation Producton Functon Estmaton Producton functon L: labor nput K: captal nput m: other nput Q = f (L, K, m ) Example, Cobb-Douglas Producton functon Q = AL α K β exp(ɛ ) ln(q ) = ln(a) + αln(l ) + βln(k )

More information

Diffraction. Diffraction: general Fresnel vs. Fraunhofer diffraction Several coherent oscillators Single-slit diffraction. Phys 322 Lecture 28

Diffraction. Diffraction: general Fresnel vs. Fraunhofer diffraction Several coherent oscillators Single-slit diffraction. Phys 322 Lecture 28 Chapt 10 Phys 3 Lctu 8 Dffacton Dffacton: gnal Fsnl vs. Faunhof dffacton Sval cohnt oscllatos Sngl-slt dffacton Dffacton Gmald, 1600s: dffacto, dvaton of lght fom lna popagaton Dffacton s a consqunc of

More information

( ) 4. Jones Matrix Method 4.1 Jones Matrix Formulation A retardation plate with azimuth angle y. V û ë y û. év ù év ù év. ë y û.

( ) 4. Jones Matrix Method 4.1 Jones Matrix Formulation A retardation plate with azimuth angle y. V û ë y û. év ù év ù év. ë y û. 4. Jons Mati Mthod 4. Jons Mati Foulation A tadation plat with aziuth angl Yh; 4- Linal polaizd input light é = ë û Dcoposd into th slow and ast noal ods és é cos sin é = sin cos ë- û ë û R ( ), otation

More information

Integrated Circuits & Systems

Integrated Circuits & Systems Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 14 The CMOS Inverter: dynamic behavior (sizing, inverter

More information

Week 5, Lectures 12-14, February 12-16, 2001

Week 5, Lectures 12-14, February 12-16, 2001 Week 5, Lectures 1-14, February 1-16, 001 EECS 105 Microelectroics Devices a Circuits, Sri 001 Arew R. Neureuther Toics: M:NMOS sall-sial a two-ort; PMOS sall-sial a CMOS two-ort W: Caacitace/Layout (

More information

Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Chapter 2 CMOS Transistor Theory Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Introduction MOS Device Design Equation Pass Transistor Jin-Fu Li, EE,

More information

4.5 (A4.3) - TEMPERATURE INDEPENDENT BIASING (BANDGAP)

4.5 (A4.3) - TEMPERATURE INDEPENDENT BIASING (BANDGAP) emp. Indep. Biasing (7/14/00) Page 1 4.5 (A4.3) - EMPERAURE INDEPENDEN BIASING (BANDGAP) INRODUCION Objective he objective of this presentation is: 1.) Introduce the concept of a bandgap reference 2.)

More information

COMP 103. Lecture 10. Inverter Dynamics: The Quest for Performance. Section 5.4.2, What is this lecture+ about? PERFORMANCE

COMP 103. Lecture 10. Inverter Dynamics: The Quest for Performance. Section 5.4.2, What is this lecture+ about? PERFORMANCE COMP 103 Lecture 10 Inverter Dynamics: The Quest for Performance Section 5.4.2, 5.4.3 [All lecture notes are adapted from Mary Jane Irwin, Penn State, which were adapted from Rabaey s Digital Integrated

More information

5- Scattering Stationary States

5- Scattering Stationary States Lctu 19 Pyscs Dpatmnt Yamou Unvsty 1163 Ibd Jodan Pys. 441: Nucla Pyscs 1 Pobablty Cunts D. Ndal Esadat ttp://ctaps.yu.du.jo/pyscs/couss/pys641/lc5-3 5- Scattng Statonay Stats Rfnc: Paagaps B and C Quantum

More information

EE 560 MOS TRANSISTOR THEORY

EE 560 MOS TRANSISTOR THEORY 1 EE 560 MOS TRANSISTOR THEORY PART 1 TWO TERMINAL MOS STRUCTURE V G (GATE VOLTAGE) 2 GATE OXIDE SiO 2 SUBSTRATE p-type doped Si (N A = 10 15 to 10 16 cm -3 ) t ox V B (SUBSTRATE VOLTAGE) EQUILIBRIUM:

More information

Digital Integrated Circuits 2nd Inverter

Digital Integrated Circuits 2nd Inverter Digital Integrated Circuits The Inverter The CMOS Inverter V DD Analysis Inverter complex gate Cost V in V out complexity & Area Integrity and robustness C L Static behavior Performance Dynamic response

More information

Chapter 5 Transmission Lines

Chapter 5 Transmission Lines ap 5 ao 5- aacc of ao ao l: a o cou ca cu o uppo a M av c M o qua-m o. Fo M o a H M H a M a µ M. cu a M av av ff caacc. A M av popaa o ff lcc a paal flco a paal ao ll occu. A ob follo ul. ll la: p a β

More information

THIS PAGE DECLASSIFIED IAW E

THIS PAGE DECLASSIFIED IAW E THS PAGE DECLASSFED AW E0 2958 BL K THS PAGE DECLASSFED AW E0 2958 THS PAGE DECLASSFED AW E0 2958 B L K THS PAGE DECLASSFED AW E0 2958 THS PAGE DECLASSFED AW EO 2958 THS PAGE DECLASSFED AW EO 2958 THS

More information

Lecture 13 - Digital Circuits (II) MOS Inverter Circuits. March 20, 2003

Lecture 13 - Digital Circuits (II) MOS Inverter Circuits. March 20, 2003 6.012 Microelectronic Devices and Circuits Spring 2003 Lecture 131 Lecture 13 Digital Circuits (II) MOS Inverter Circuits March 20, 2003 Contents: 1. NMOS inverter with resistor pullup (cont.) 2. NMOS

More information

Exercises for Frequency Response. ECE 102, Winter 2011, F. Najmabadi

Exercises for Frequency Response. ECE 102, Winter 2011, F. Najmabadi Eercses r Frequency espnse EE 0, Wnter 0, F. Najabad Eercse : A Mdy the crcut belw t nclude a dnant ple at 00 Mz ( 00 Ω, k, k, / 00 Ω, λ 0, and nre nternal capactances the MOS. pute the dnant ple n the

More information

Lecture 12 CMOS Delay & Transient Response

Lecture 12 CMOS Delay & Transient Response EE 471: Transport Phenomena in Solid State Devices Spring 2018 Lecture 12 CMOS Delay & Transient Response Bryan Ackland Department of Electrical and Computer Engineering Stevens Institute of Technology

More information

Physical Chemistry I for Biochemists. Lecture 18 (2/23/11) Announcement

Physical Chemistry I for Biochemists. Lecture 18 (2/23/11) Announcement Physcal Chestry I or Bochests Che34 Lecture 18 (2/23/11) Yoshtaka Ish Ch5.8-5.11 & HW6 Revew o Ch. 5 or Quz 2 Announceent Quz 2 has a slar orat wth Quz1. e s the sae. ~2 ns. Answer or HW5 wll be uploaded

More information

TCI SERIES, 3 CELL THE COOLING TOWER CO., L.C. TCI 3 CELL SERIES GA

TCI SERIES, 3 CELL THE COOLING TOWER CO., L.C. TCI 3 CELL SERIES GA of T SIN IS T PROPRTY O T OOLIN TOWR OMPNY, L, N IS LON OR MUTUL SSISTN. IT IS NOT TO ORWR NOR RPRINT IN NY ORM WITOUT WRITTN PRMISSION. L W OPTIONL SS PLTORM " x " STNR PLTORM PR LL OPTIONL VIRTION SWIT

More information

Check course home page periodically for announcements. Homework 2 is due TODAY by 5pm In 240 Cory

Check course home page periodically for announcements. Homework 2 is due TODAY by 5pm In 240 Cory EE141 Fall 005 Lecture 6 MOS Capacitances, Propagation elay Important! Check course home page periodically for announcements Homework is due TOAY by 5pm In 40 Cory Homework 3 will be posted TOAY ue Thursday

More information

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel

More information

ES 330 Electronics II Homework 04 (Fall 2017 Due Wednesday, September 27, 2017)

ES 330 Electronics II Homework 04 (Fall 2017 Due Wednesday, September 27, 2017) Pae1 Nae Solutons ES 330 Electroncs II Hoework 04 (Fall 2017 Due Wednesday, Septeer 27, 2017) Prole 1 onsder the FET aplfer of F. 7.10 for the case of t =0.4, kn = 5 A/ 2, GS =0.6, DD = 1.8 and RD = 10

More information

Exam 2 Solutions. Jonathan Turner 4/2/2012. CS 542 Advanced Data Structures and Algorithms

Exam 2 Solutions. Jonathan Turner 4/2/2012. CS 542 Advanced Data Structures and Algorithms CS 542 Avn Dt Stutu n Alotm Exm 2 Soluton Jontn Tun 4/2/202. (5 ont) Con n oton on t tton t tutu n w t n t 2 no. Wt t mllt num o no tt t tton t tutu oul ontn. Exln you nw. Sn n mut n you o u t n t, t n

More information

Nikon i-line Glass Series

Nikon i-line Glass Series Nkon ln la S ln la VNTS Nkon a an vlopmn of qualy maal a alway bn la o n fo ompany opal pou. Pon ky fao. van n la noloy pn upon pon, an a Nkon xl. Nkon ln la wa vlop fo u w ln ( nm) loapy un. I lv anman

More information

MOS Transistor Theory

MOS Transistor Theory MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors

More information

EQUATION SHEETS FOR ELEC

EQUATION SHEETS FOR ELEC QUTON SHTS FO C 47 Fbuay 7 QUTON SHTS FO C 47 Fbuay 7 hs hυ h ω ( J ) h.4 ω υ ( µ ) ( ) h h k π υ ε ( / s ) G Os (Us > x < a ) Sll s aw s s s Shal z z Shal buay (, aus ) z y y z z z Shal ls ( s sua, s

More information

Example: Two Stochastic Process u~u[0,1]

Example: Two Stochastic Process u~u[0,1] Co o Slo o Coco S Sh EE I Gholo h@h. ll Sochc Slo Dc Slo l h PLL c Mo o coco w h o c o Ic o Co B P o Go E A o o Po o Th h h o q o ol o oc o lco q ccc lco l Bc El: Uo Dbo Ucol Sl Ab bo col l G col G col

More information

Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS

Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS Outline NMOS inverter with resistor pull-up The inverter NMOS inverter with current-source pull-up Complementary MOS (CMOS) inverter Static analysis

More information

COLLEGE OF ENGINEERING PUTRAJAYA CAMPUS FINAL EXAMINATION SPECIAL SEMESTER 2013 / 2014

COLLEGE OF ENGINEERING PUTRAJAYA CAMPUS FINAL EXAMINATION SPECIAL SEMESTER 2013 / 2014 OLLEGE OF ENGNEENG PUTAJAYA AMPUS FNAL EXAMNATON SPEAL SEMESTE 03 / 04 POGAMME SUBJET ODE SUBJET : Bachelor of Electrcal & Electroncs Engneerng (Honours) Bachelor of Electrcal Power Engneerng (Honours)

More information

Lecture 28 Field-Effect Transistors

Lecture 28 Field-Effect Transistors Lecture 8 Field-Effect Transistors Field-Effect Transistors 1. Understand MOSFET operation.. Analyze basic FET amplifiers using the loadline technique. 3. Analyze bias circuits. 4. Use small-signal equialent

More information