Introduction to Switched Capacitor Circuits
|
|
- Regina McCoy
- 5 years ago
- Views:
Transcription
1 Microprocessor Laboratory Asian ourse on Advanced LSI Design Techniques usg a Hardware Description Language Manila, The Philippes 25 November 13 December 2002 Introduction to Switched apacitor ircuits Giovanni Anelli ERN - European Organization for Nuclear Research Experimental Physics Division Microelectronics Group H-1211 Geneva 23 Switzerland Giovanni.Anelli@cern.ch
2 Outle Introduction The basic idea behd Switched-apacitor ircuits apacitors and Switches MOS processes 2 circuit examples Low-voltage Switched-apacitor ircuits design onclusions Giovanni Anelli, ERN 2
3 Outle Introduction ¾ Sampled-data analog system ¾ Why Switched-apacitor ircuits? The basic idea behd Switched-apacitor ircuits apacitors and Switches MOS processes 2 circuit examples Low-voltage Switched-apacitor ircuits design onclusions Giovanni Anelli, ERN 3
4 Analog and digital systems ANALOG The signals (represented by voltages, currents, charges) are contuous functions of the contuous time variable. Both dependent and dependent variables are contuous. Examples: amplifiers, passive or active R filters. DIGITAL Each signal is represented by a sequence of numbers (bits a bary system). The signals can have only discrete values, taken at discrete time stances. Both dependent and dep. variables are discrete. Example: microprocessors. S(t) S(nT) T t nt Giovanni Anelli, ERN 4
5 Sampled-data analog systems As the analog systems, the signals (dependent variable) can take any value with a given range. However, the signal amplitude is sampled only at discrete time stances, as digital systems. Therefore, sampled-data analog systems as well as digital systems need a clock. S(nT) T S(nT) = S(t) t=nt, n=0,1,2 nt S sh (t) T t S sh (t) = S(nT), nt <= t < (n+1)t Sampled and held signal Giovanni Anelli, ERN 5
6 Why Switched apacitor ircuits? Switched-apacitor (S) circuits where troduced, at the begng, maly to make tegrated filters Historically, filters were first realized as passive circuits, with resistors (R), capacitors () and ductors (L) Sce ductors (L) have several drawbacks, people started to design active-r filters (still hybrid construction), which use operational amplifiers, resistors and capacitors. The next step was to make fully tegrated filters, but monolithic active-r filters are sometimes difficult to make, maly because of area and accuracy constrats. This led to the vention of S filters: we are gog to see why the followg. Today, the switched-capacitor prciple is used not only for tegrated filters, but also for ADs, DAs, programmable ga amplification and non lear circuits (multipliers, modulators, ). R. Gregorian and G.. Temes, Analog MOS Integrated ircuits for Signal Processg, J. Wiley & Sons, Giovanni Anelli, ERN 6
7 Why MOS technology? Availability of good switches ¾ No voltage offset ¾ Low off-state leakage ¾ Good on-state conductance Availability of high-quality capacitors ¾ Precise ratios ¾ Learity ¾ Low temperature coefficient Possibility to store a charge on a node for a long time (up to 1 second) due to the low leakage Possibility to sense a charge nondestructively and contuously (due to the high gate impedance) Switched-capacitor circuits can be built any digital MOS process, and can therefore be tegrated together with complex digital functions v ck v out H. Yoshizawa et al., "MOSFET-Only Switched-apacitor ircuits Digital MOS Technology", IEEE JSS, vol. 34, no. 6, June 1999, pp Giovanni Anelli, ERN 7
8 Inductors drawbacks Inductors are generally very lossy For low frequencies, large ductors are needed Inductors radiate and pick up electromagnetic disturbances Inductors can not be scaled without decreasg the quality factor L R ZL Q L R Inductors are also very difficult to tegrate, and this is one of the major problems of today s RF tegrated circuits T. H. Lee, The Design of MOS Radio-Frequency Integrated ircuits, ambridge University Press, Giovanni Anelli, ERN 8
9 Difficulties scalg ductors If we reduce all the dimensions by a factor x >1 l d 2 d L P n F( ) d l lw nsd R U U A A L x R x L x R x A ZL Q L R Q Lx ZL R x x Q x L 2 l d = 2r Sr 2 L P n 2 S r l 2 G.. Temes and J. W. LaPatra, Introduction to ircuit Synthesis and Design, McGraw-Hill, Giovanni Anelli, ERN 9
10 Integrated Active-R filters There are several difficulties when makg monolithic active-r filters: ¾ Limited capacitance per unit area (around 1 ff/pm 2 ) ¾ Limited resistance per unit area ( :/sq.) ¾ Poor resistance and capacitance absolute value accuracy (10-20 %) For example, if we need an R of 10-4 (voice band application), we would need a 10 pf capacitor (100 Pm by 100 Pm) and a 10 M: resistor (1000 Pm by 1000 Pm if each square is 3 Pm by 3 Pm ). The error on the R time constant will be > 20 %, sce the errors R and are not correlated. Temperature and agg coefficients of capacitors and resistors do not track. This creases even more the already poorly controlled R constant spread. For many applications the accuracy that can be obtaed with tegrated active R filters is not good enough. Giovanni Anelli, ERN 10
11 Outle Introduction The basic idea behd Switched-apacitor ircuits ¾ How to replace a resistor with a capacitor and two switches ¾ The orig of this idea (and of its application) apacitors and Switches MOS processes 2 circuit examples Low-voltage Switched-apacitor ircuits design onclusions Giovanni Anelli, ERN 11
12 Resistor emulation I1 I2 1 2 v 1 v S1 S2 2 'q 1 'q 2 v1 and v2 are supposed to be slow varyg signals (compared to T) Each clock cycle T, a charge 'q goes from 1 to 2, where ' q ' q1 ' q2 (v1 v2) I2 I1 T T/2 t t The average current flowg from 1 to 2 is i (v1 v2) T, S1 and S2 emulate therefore a resistor R T Giovanni Anelli, ERN 12
13 Resistor emulation (2) I2 I1 S2 1 2 v 1 'q S1 'q v T T/2 R T I2 I1 t R T f t Giovanni Anelli, ERN 13
14 The origs! The idea that the dc behavior of a capacitor with periodically terchanged termals is the same as that of a resistor was already present a book first published 1873!!! James lerk Maxwell, A Treatise on Electricity & Magnetism, Dover Publications, 1954, Second volume, pp Giovanni Anelli, ERN 14
15 The origs! Giovanni Anelli, ERN 15
16 And the first application D. L. Fried, Analog Sample-Data Filters, IEEE Journal of Solid-State ircuits, vol. 7, August 1972, pp Giovanni Anelli, ERN 16
17 Area and precision advantages Let s take aga the already discussed example: R = Suppose we use a clock frequency f c = 100 khz. 2 2 R f 1 From we obta 1 This means that stead of a 10 M: resistor ( Pm 2 ) we need a 1 pf capacitor. We ga a factor 1000 area! The ratio between tegrated capacitors can be very well controlled (down to the 0.1 %). The clock frequency is also a parameter which can be very precisely controlled. Giovanni Anelli, ERN 17
18 Outle Introduction The basic idea behd Switched-apacitor ircuits apacitors and Switches MOS processes ¾ apacitors ¾ NMOS, PMOS and MOS switches ¾ Non-idealities troduced by the switches 2 circuit examples Low-voltage Switched-apacitor ircuits design onclusions Giovanni Anelli, ERN 18
19 apacitors MOS There are several possibilities of buildg a capacitor a MOS process: 1. Metal (or Poly) over diffusion 2. Metal (or Poly) over Poly 3. Metal over metal The structure Poly over diffusion is present ANY process The matchg between two capacitors on the same tegrated circuit can be very good. For two identical capacitors, we have that ' A B WL 2 S where WL is the capacitor area, S it the distance between their centers and A, B and are constants characteristic of a given technology Example: two 1 pf capacitors and S = 100 Pm. Supposg A = 3 %, B = 1.8 Pm 2 and = 10-4 Pm -1, we obta '/ = 0.4% Giovanni Anelli, ERN 19
20 NMOS switch An NMOS transistor can be used as a switch. When the switch is on the transistor works the lear region. nds IDS E (GS T ) DS 2 The conductance of the switch is given by G wi w DS DS E n P The switch is on when gate = DD, it is off when gate = 0. GS TN DS N ox W L GS TN DD out Plot of the on conductance G G P N ox W L Here the switch is off even if the gate = DD DD DD - TN DD TN < DD - TN Giovanni Anelli, ERN 20
21 PMOS switch Similar considerations hold for a PMOS transistor. Remember that for a PMOS transistor the threshold voltage is negative. In the followg, TP is the absolute value of the threshold voltage. The conductance of the switch is given by: P ox GS The switch is off when gate = DD, it is on when gate = 0. G P W L TP 0 Plot of the on conductance G G P Here the switch is off even if the gate = 0 P ox W L TP > TP out TP DD Giovanni Anelli, ERN 21
22 MOS switch onnectg two transistors (one NMOS and one PMOS) parallel we obta a switch with an improved conductance from 0 to DD. The switch is on when: clk = DD and clkb = 0 G G N P P P N P ox ox W L W L ¹ ¹ N P DD TP TN G G = G N if < TP G N + G P if TP < < DD - TN G P if DD - TN < < DD clk NMOS PMOS out clkb TP DD - TN DD Giovanni Anelli, ERN 22
23 hannel harge jection When a switch is turned off the charge Q ch which constitutes the version layer exits through the source and dra termals. It is difficult to determe which fraction of charge will go on the samplg capacitor H. For a worst-case calculation, we will assume that all the charge goes on H. DD Q ch WL ox DD T clk 0 out WL ox DD H T H out out 1 WL H ox ¹ WL H ox DD T harge jection troduces therefore a ga and an offset error. Giovanni Anelli, ERN 23
24 hannel harge jection In the previous slide, we did not take to account the bulk effect! If we do, we see that charge jection also gives non learity errors. T T0 J sb I Si I Si J 2qH Si ox N a out 1 WL H ox ¹ J WL H ox I Si WL H ox DD T0 J I Si The non learity comes from the dependence of T upon IN. From this formula we see that to mimize the effect of the charge jection we should make the switch as small as possible. B. J. Sheu and. Hu, "Switch-Induced Error oltage on a Switched apacitor", IEEE JSS, vol. 19, no. 4, August 1984, pp J. B. Kuo et al., "MOS Pass Transistor Turn-Off Transient Analysis", IEEE TED, vol. 33, no. 10, October 1986, pp J.-H. Shieh et al., "Measurement and Analysis of harge Injection MOS Analog Switches", IEEE JSS, vol. 22, no. 2, April 1987, pp G. Wegmann et al., "harge Injection Analog MOS Switches", IEEE Journal of Solid-State ircuits, vol. 22, no. 6, Dec. 1987, pp Giovanni Anelli, ERN 24
25 Speed-precision trade-off To be less sensitive to charge jection we can: ¾ make the samplg capacitor bigger ¾ make the switch smaller ( area) Both these solutions crease the R constant of the circuit, makg it slower. To evaluate the speed-precision trade-off, we calculate the product W ', where W= R represents the verse of the speed and ' the error. We obta: W R on H P ox W L DD H T W ' ' WL ox DD It is terestg to note that this product does not depend on the switch width nor on the samplg capacitor, and that it improves (becomes smaller) with scalg! 2 L P H T Giovanni Anelli, ERN 25
26 lock Feedthrough The overlap capacitances between gate and source or dra couple the clock transition to the samplg capacitance when the switch is switched off. This also troduce an error, which is proportional to the width W of the transistor. DD ov 0 ov out DD Wov W ov H out H The clock feedthrough troduces an offset error. Giovanni Anelli, ERN 26
27 harge jection cancellation To reduce the charge jection problem we can use dummy switches. DD clk 0 0 clkb DD If we assume that half of the charge the switch channel goes towards the samplg capacitor, then H out 1 W dummy W switch 2 The assumption we made is not exact, and therefore this method is not perfect. On the other hand, it is terestg to note that dummies elimate the clock feedthrough problem (with the sizg of the transistors dicated). Giovanni Anelli, ERN 27
28 harge jection cancellation Another (not much more effective) technique is to use MOS switches. DD clk 0 Q N W L N N ox DD TN Q N out clkb Q P DD H Q P W L P P ox TP 0 In this case, perfect cancellation is provided only for one put level. This technique is not perfect for clock feedthrough either, sce the overlap capacitances for NMOS and PMOS are slightly different. Giovanni Anelli, ERN 28
29 harge jection cancellation The third possibility to fight charge jection is to use differential operation H + out+ Q + DD 0 clk Q Q WL ox out out out Q H out Q H Q Q > J I Si Si H - Q - out- H This technique removes the constant offset and reduce the nonlear component. It is also effective for the clock feedthrough. Giovanni Anelli, ERN 29
30 Other non-idealities There are several other thgs which can create problems S circuits: Switches junction leakage Parasitic capacitances of the samplg capacitor and of the switches Timg differences between clk and clkb MOS switches Op-amp D offset voltage Op-amp fite D ga Op-amp fite bandwidth Op-amp fite slew rate Op-amp nonzero output resistance Noise switches and op-amps Noise jection from power, ground and clock les and from the substrate Giovanni Anelli, ERN 30
31 Outle Introduction The basic idea behd Switched-apacitor ircuits apacitors and Switches MOS processes 2 circuit examples ¾ S tegrator ¾ Non-filterg applications of S ircuits ¾ Multiply-by-two circuit Low-voltage Switched-apacitor ircuits design onclusions Giovanni Anelli, ERN 31
32 Active R tegrator R.G. _ + out Integrators are very useful analog blocks, extensively used filters and oversampled Analog-to-Digital onverters. If the ga of the operational amplifier is very high (an therefore the negative put behaves as a virtual ground, we can write: H(s) out (s) (s) 1 sr out (t) 1 R ³ (t) dt Giovanni Anelli, ERN 32
33 Switched-capacitor tegrator Substitutg the resistor with its switched-capacitor equivalent we obta: I1 I2 S1 S2.G. _ + out I 1, I 2 T T/2 I 1 I 2 I 1 I 2 I 1 I 2 I 1 I 2 t Giovanni Anelli, ERN 33
34 Non idealities effects I1 I2 S1 H j S2.G. _ + out This implementation of a S tegrator suffers from two important effects: The put-dependent charge jection from S1 The voltage dependent parasitic (stray) capacitances of the diffusions of the two switches S1 and S2 give orig to nonlearities. Giovanni Anelli, ERN 34
35 Stray-sensitive S tegrator 2 S 1 S 2 1 S 3 S4.G. - + out SAMPLING MODE INTEGRATION MODE out + out Giovanni Anelli, ERN 35
36 Stray-sensitive S tegrator 2 S 1 A S 2 1 B S 3 S4.G. - + out The stray the nodes A, B and.g. do not count anymore because: A (Node A) is constantly switched between and ground. B (Node B) is grounded at both termals. (Node ) is grounded at both termals. In the transition from samplg mode to tegration mode S3 turns off first, and its charge jection troduces a constant offset. S1 turns off after S3, so that its charge jection does not count. Giovanni Anelli, ERN 36
37 S filters disadvantages S filters must be preceded by an Anti-Aliasg filter and followed by a Smoothg Filter. This complicates the overall system and crease the power consumption. The accuracy is limited to about 0.1 %. This is only 10-bit. For some applications, higher accuracies are needed. The dynamic range (which is basically the maximum SNR) is rarely more than (100 db). This is due to the various sources of noise comg from the amplifiers, the switches and the substrate. Digital filters are more easily programmable and more flexible. Sampled signals systems can not be analyzed with Laplace or Fourier transformations. They need a special mathematical tool, called z-transformation. We will not have the time to see it here S filters are tegrated circuits. The economical advantage is there only for great numbers! Development cost + I_cost * N < Hybrid_circuit_cost*N Giovanni Anelli, ERN 37
38 Non filterg application of S A part from filterg purposes, switched-capacitor circuits are widely used many other analog signal processg applications: oltage amplifiers Analog-to-Digital onverters Digital-to-Analog onverters oltage comparators Modulators Rectifiers Peak detectors Oscillators Giovanni Anelli, ERN 38
39 Multiply-by-two circuit S 4 S 3 S 1 S 2.G. - + out S 5 SAMPLING MODE AMPLIFIATION MODE.G. - + out.g. - + out Giovanni Anelli, ERN 39
40 Multiply-by-two circuit Transition from samplg mode to accumulation mode. 1 S 3 2.G. - + out G. - + out 2.G. - + out = 2 Giovanni Anelli, ERN 40
41 Outle Introduction The basic idea behd Switched-apacitor ircuits apacitors and Switches MOS processes 2 circuit examples Low-voltage Switched-apacitor ircuits design ¾ The problem: MOS low DD ¾ Possible solutions onclusions Giovanni Anelli, ERN 41
42 MOS low DD The maximum voltage which can drive the gates of the switch is DD. If DD is not high enough (at least > TN + TP ), we can have a hole the conduction curve of the switch. clk out clkb G DD = 5 G NMOS PMOS DD = 1 TP DD DD - TN TP DD DD - TN Giovanni Anelli, ERN 42
43 Measured switch on resistance Switch Resistance [ k : ] dd = 2.5 dd = 1.5 dd = [ ] MOS switch made a 0.25 Pm process. The NMOS and the PMOS transistors have the same size. The three measurements are three different DD Giovanni Anelli, ERN 43
44 Low-voltage S ircuits The problem of the switches is seen at the circuit level. If we take, as an example, the stray sensitive S tegrator shown below, we see that the switches S1 and S5 are not capable to transmit the signal as desired. These switches are called floatg switches. All the other switches are connected to ground (or virtual ground), so they do not give problems. 2 S 1 S 2 1 S 3 S4.G. - + S 5 out M. Kesk et al., A 1-10-MHz lock-rate 13-Bit MOS '6 Modulator Usg Unity-Ga-Reset Opamps, IEEE JSS, vol. 37, no. 7, 2002, p J. rols and M. Steyaert, Switched-Opamp: An Approach to realize Full MOS Switched-apacitor ircuits at ery Low Power Supply oltages, IEEE Journal of Solid-State ircuits, vol. 29, no. 8, August 1994, p J.-T. Wu and K.-L. hang MOS harge Pumps for Low-oltage Operation, IEEE JSS, vol. 33, no. 4, April 1998, p Giovanni Anelli, ERN 44
45 Switched op-amp technique The switched op-amp technique replaces the floatg switches with operational amplifiers, which are switched on and off. When the op-amp is off, its output is grounded S 2 1 S 3 S4 - + out S 1 S 5 This technique solve the problem but limits the maximum speed of the circuit because of the time required for the powerup / powerdown of the op-amps. Moreover, it requires the design of special low-voltage op-amps Giovanni Anelli, ERN 45
46 Other solutions Other possible solutions are: Low-threshold voltage devices. This solve the problem of the high R on of the switches the middle of the dynamic range, but it troduces other problems due to the high leakage currents when the switch is off. This can lead to unacceptable charge losses. Moreover, low-threshold voltage devices are not always available or imply an additional cost. harge-pump circuits. These circuits allow multiplyg on chip a low voltage. The multiplied voltage can then be used to drive the switches. Besides the fact that charge-pump circuits require chip area and power, the ma drawback of this techniques is that for some signals the gate oxide can undergo an important stress. This can have a severe impact on the reliability of the circuit. Reset op-amp technique. It is similar to the switched op-amp technique, sce it uses op-amps to replace the floatg switches. In this case, the op-amps are always on, and therefore this technique allows a faster operation of the circuits. Giovanni Anelli, ERN 46
47 Outle Introduction The basic idea behd Switched-apacitor ircuits apacitors and Switches MOS processes 2 circuit examples Low-voltage Switched-apacitor ircuits design onclusions Giovanni Anelli, ERN 47
48 onclusion Have you realized that we have made a gigantic tellectual step just six hours? We went from a sgle silicon atom to the design of simple tegrated circuits! giovanni.anelli@cern.ch Giovanni Anelli, ERN 48
ELEN 610 Data Converters
Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power
More informationSample-and-Holds David Johns and Ken Martin University of Toronto
Sample-and-Holds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 Sample-and-Hold Circuits Also called track-and-hold circuits Often needed in A/D converters
More informationDesign of Analog Integrated Circuits
Design of Analog Integrated Circuits Chapter 11: Introduction to Switched- Capacitor Circuits Textbook Chapter 13 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4
More informationSwitched-Capacitor Circuits David Johns and Ken Martin University of Toronto
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationSystem on a Chip. Prof. Dr. Michael Kraft
System on a Chip Prof. Dr. Michael Kraft Lecture 3: Sample and Hold Circuits Switched Capacitor Circuits Circuits and Systems Sampling Signal Processing Sample and Hold Analogue Circuits Switched Capacitor
More informationCMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators
IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)
More informationChapter 2 Switched-Capacitor Circuits
Chapter 2 Switched-Capacitor Circuits Abstract his chapter introduces SC circuits. A brief description is given for the main building blocks of a SC filter (operational amplifiers, switches, capacitors,
More informationOutline. Introduction Delay-Locked Loops. DLL Applications Phase-Locked Loops PLL Applications
Introduction Delay-Locked Loops DLL overview CMOS, refreshg your memory Buildg blocks: VCDL PD LF DLL analysis: Lear Nonlear Lock acquisition Charge sharg DLL Applications Phase-Locked Loops PLL Applications
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationNyquist-Rate A/D Converters
IsLab Analog Integrated ircuit Design AD-51 Nyquist-ate A/D onverters כ Kyungpook National University IsLab Analog Integrated ircuit Design AD-1 Nyquist-ate MOS A/D onverters Nyquist-rate : oversampling
More informationCircuits. L5: Fabrication and Layout -2 ( ) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number
EE610: CMOS Analog Circuits L5: Fabrication and Layout -2 (12.8.2013) B. Mazhari Dept. of EE, IIT Kanpur 44 Passive Components: Resistor Besides MOS transistors, sometimes one requires to implement passive
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationAnalog and Mixed-Signal Center, TAMU
Analog and MixedSignal enter, TAMU SampleandHold ircuit S/H: S H S H S H S H S t i S/H circuit o o S/H command i Block Diagram Idealized Response t Performances of S & H Realistic Transient Response: Input
More informationECEN 610 Mixed-Signal Interfaces
ECEN 610 Mixed-Signal Interfaces Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 014 S. Hoyos-ECEN-610 1 Sample-and-Hold Spring 014 S. Hoyos-ECEN-610 ZOH vs. Track-and-Hold V(t)
More informationChapter 4 Field-Effect Transistors
Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More informationIntroduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline
Introduction to MOS VLSI Design hapter : MOS Transistor Theory copyright@david Harris, 004 Updated by Li hen, 010 Outline Introduction MOS apacitor nmos IV haracteristics pmos IV haracteristics Gate and
More informationELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft
ELEN0037 Microelectronic IC Design Prof. Dr. Michael Kraft Lecture 2: Technological Aspects Technology Passive components Active components CMOS Process Basic Layout Scaling CMOS Technology Integrated
More informationChapter 13 Small-Signal Modeling and Linear Amplification
Chapter 13 Small-Signal Modeling and Linear Amplification Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 1/4/12 Chap 13-1 Chapter Goals Understanding of concepts related to: Transistors
More informationMaster Degree in Electronic Engineering. Analog and Telecommunication Electronics course Prof. Del Corso Dante A.Y Switched Capacitor
Master Degree in Electronic Engineering TOP-UIC Torino-Chicago Double Degree Project Analog and Telecommunication Electronics course Prof. Del Corso Dante A.Y. 2013-2014 Switched Capacitor Working Principles
More informationLecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters
Lecture 6, ATIK Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters What did we do last time? Switched capacitor circuits The basics Charge-redistribution analysis Nonidealties
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationFig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)
1 Introduction to Transistor-Level Logic Circuits 1 By Prawat Nagvajara At the transistor level of logic circuits, transistors operate as switches with the logic variables controlling the open or closed
More informationEEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring
More informationDiscrete-Time Filter (Switched-Capacitor Filter) IC Lab
Discreteime Filter (Switchedapacitor Filter) I Lab Discreteime Filters AntiAliasing Filter & Smoothing Filter f pass f stop A attenuation FIR Filters f max Windowing (Kaiser), Optimization 0 f s f max
More informationCMOS Digital Integrated Circuits Lec 13 Semiconductor Memories
Lec 13 Semiconductor Memories 1 Semiconductor Memory Types Semiconductor Memories Read/Write (R/W) Memory or Random Access Memory (RAM) Read-Only Memory (ROM) Dynamic RAM (DRAM) Static RAM (SRAM) 1. Mask
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationMidterm 1 Announcements
Midterm Announcements eiew session: 5-8pm TONIGHT 77 Cory Midterm : :30-pm on Tuesday, July Dwelle 45. Material coered HW-3 Attend only your second lab slot this wee EE40 Summer 005: Lecture 9 Instructor:
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationChapter 2 MOS Transistor theory
Chapter MOS Transistor theory.1 Introduction An MOS transistor is a majority-carrier device, which the current a conductg channel between the source and the dra is modulated by a voltage applied to the
More informationNyquist-Rate D/A Converters. D/A Converter Basics.
Nyquist-Rate D/A Converters David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 20 D/A Converter Basics. B in D/A is a digital signal (or word), B in b i B in = 2 1
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationUniversity of Toronto. Final Exam
University of Toronto Final Exam Date - Apr 18, 011 Duration:.5 hrs ECE334 Digital Electronics Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last
More informationGeorgia Institute of Technology School of Electrical and Computer Engineering. Midterm-1 Exam (Solution)
Georgia Institute of Technology School of Electrical and Computer Engineering Midterm-1 Exam (Solution) ECE-6414 Spring 2012 Friday, Feb. 17, 2012 Duration: 50min First name Solutions Last name Solutions
More informationLecture 23: Negative Resistance Osc, Differential Osc, and VCOs
EECS 142 Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California,
More informationDigital Microelectronic Circuits ( )
Digital Microelectronic ircuits (361-1-3021 ) Presented by: Dr. Alex Fish Lecture 5: Parasitic apacitance and Driving a Load 1 Motivation Thus far, we have learned how to model our essential building block,
More informationECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION
ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationLecture 4: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q
More informationECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type
More informationLecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS
Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS Outline NMOS inverter with resistor pull-up The inverter NMOS inverter with current-source pull-up Complementary MOS (CMOS) inverter Static analysis
More informationECE 497 JS Lecture - 12 Device Technologies
ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More informationLecture 400 Discrete-Time Comparators (4/8/02) Page 400-1
Lecture 400 DiscreteTime omparators (4/8/02) Page 4001 LETURE 400 DISRETETIME OMPARATORS (LATHES) (READING: AH 475483) Objective The objective of this presentation is: 1.) Illustrate discretetime comparators
More informationECE321 Electronics I
EE31 Electronics I Lecture 8: MOSET Threshold Voltage and Parasitic apacitances Payman Zarkesh-Ha Office: EE Bldg. 3B Office hours: Tuesday :-3:PM or by appointment E-mail: payman@ece.unm.edu Slide: 1
More informationIntroduction and Background
Analog CMOS Integrated Circuit Design Introduction and Background Dr. Jawdat Abu-Taha Department of Electrical and Computer Engineering Islamic University of Gaza jtaha@iugaza.edu.ps 1 Marking Assignments
More informationLecture 040 Integrated Circuit Technology - II (5/11/03) Page ECE Frequency Synthesizers P.E. Allen
Lecture 040 Integrated Circuit Technology - II (5/11/03) Page 040-1 LECTURE 040 INTEGRATED CIRCUIT TECHNOLOGY - II (Reference [7,8]) Objective The objective of this presentation is: 1.) Illustrate and
More informationSummary Last Lecture
EE247 Lecture 19 ADC Converters Sampling (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track & hold T/H circuits T/H combined
More information6.012 Electronic Devices and Circuits Spring 2005
6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):
More informationStep 1. Finding V M. Goal: Þnd V M = input voltage for the output = V M both transistors are saturated at V IN = V M since
Step 1. Finding V M Goal: Þnd V M = input voltage for the output = V M both transistors are saturated at V IN = V M since V DSn = V M - 0 > V M - V Tn V SDp = V DD - V M = (V DD - V M ) V Tp Equate drain
More informationDESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C
MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First
More informationESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals
University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals ESE570, Spring 2018 Final Monday, Apr 0 5 Problems with point weightings shown.
More informationDigital Electronics Part II - Circuits
Digital Electronics Part - Circuits Dr.. J. Wassell Gates from Transistors ntroduction Logic circuits are non-linear, consequently we will introduce a graphical technique for analysing such circuits The
More informationEE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)
EE05 Fall 205 Microelectronic Devices and Circuits Frequency Response Prof. Ming C. Wu wu@eecs.berkeley.edu 5 Sutardja Dai Hall (SDH) Amplifier Frequency Response: Lower and Upper Cutoff Frequency Midband
More informationEE105 - Fall 2005 Microelectronic Devices and Circuits
EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture
More informationECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION
ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z
More informationUniversity of Toronto. Final Exam
University of Toronto Final Exam Date - Dec 16, 013 Duration:.5 hrs ECE331 Electronic Circuits Lecturer - D. Johns ANSWER QUESTIONS ON THESE SHEETS USING BACKS IF NECESSARY 1. Equation sheet is on last
More informationCMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process
EECS240 Spring 202 CMOS Cross Section Metal p - substrate p + diffusion Lecture 2: CMOS Technology and Passive Devices Poly n - well n + diffusion Elad Alon Dept. of EECS EECS240 Lecture 2 4 Today s Lecture
More information3. Design a stick diagram for the PMOS logic shown below [16] Y = (A + B).C. 4. Design a layout diagram for the CMOS logic shown below [16]
Code No: RR420203 Set No. 1 1. (a) Find g m and r ds for an n-channel transistor with V GS = 1.2V; V tn = 0.8V; W/L = 10; µncox = 92 µa/v 2 and V DS = Veff + 0.5V The out put impedance constant. λ = 95.3
More informationSwitched Capacitor Circuits II. Dr. Paul Hasler Georgia Institute of Technology
Switched Capacitor Circuits II Dr. Paul Hasler Georgia Institute of Technology Basic Switch-Cap Integrator = [n-1] - ( / ) H(jω) = - ( / ) 1 1 - e -jωt ~ - ( / ) / jωt (z) - z -1 1 (z) = H(z) = - ( / )
More informationLecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1
Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 321 LECTURE 32 IMPROVED OPENLOOP COMPARATORS AND LATCHES LECTURE ORGANIZATION Outline Autozeroing Hysteresis Simple es Summary CMOS Analog
More informationDiscrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)
Discrete Time Signals and Switched Capacitor Circuits (rest of chapter 9 + 0., 0.2) Tuesday 6th of February, 200, 9:5 :45 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics Office
More informationMicroelectronics Part 1: Main CMOS circuits design rules
GBM8320 Dispositifs Médicaux telligents Microelectronics Part 1: Main CMOS circuits design rules Mohamad Sawan et al. Laboratoire de neurotechnologies Polystim! http://www.cours.polymtl.ca/gbm8320/! med-amine.miled@polymtl.ca!
More informationEE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region
EE105 Fall 014 Microelectronic Devices and Circuits Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) 1 NMOS Transistor Capacitances: Saturation Region Drain no longer connected to channel
More information! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)
ESE370: ircuitlevel Modeling, Design, and Optimization for Digital Systems Lec 7: September 20, 2017 MOS Transistor Operating Regions Part 1 Today! PN Junction! MOS Transistor Topology! Threshold! Operating
More informationPower Dissipation. Where Does Power Go in CMOS?
Power Dissipation [Adapted from Chapter 5 of Digital Integrated Circuits, 2003, J. Rabaey et al.] Where Does Power Go in CMOS? Dynamic Power Consumption Charging and Discharging Capacitors Short Circuit
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing
EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD
More informationEE 330 Lecture 16. MOS Device Modeling p-channel n-channel comparisons Model consistency and relationships CMOS Process Flow
EE 330 Lecture 16 MOS Device Modeling p-channel n-channel comparisons Model consistency and relationships CMOS Process Flow Review from Last Time Operation Regions by Applications Id I D 300 250 200 150
More informationThe Physical Structure (NMOS)
The Physical Structure (NMOS) Al SiO2 Field Oxide Gate oxide S n+ Polysilicon Gate Al SiO2 SiO2 D n+ L channel P Substrate Field Oxide contact Metal (S) n+ (G) L W n+ (D) Poly 1 Transistor Resistance Two
More informationEECS 141: FALL 05 MIDTERM 1
University of California College of Engineering Department of Electrical Engineering and Computer Sciences D. Markovic TuTh 11-1:3 Thursday, October 6, 6:3-8:pm EECS 141: FALL 5 MIDTERM 1 NAME Last SOLUTION
More informationEE382M-14 CMOS Analog Integrated Circuit Design
EE382M-14 CMOS Analog Integrated Circuit Design Lecture 3, MOS Capacitances, Passive Components, and Layout of Analog Integrated Circuits MOS Capacitances Type of MOS transistor capacitors Depletion capacitance
More informationThe Devices: MOS Transistors
The Devices: MOS Transistors References: Semiconductor Device Fundamentals, R. F. Pierret, Addison-Wesley Digital Integrated Circuits: A Design Perspective, J. Rabaey et.al. Prentice Hall NMOS Transistor
More informationDiscrete Time Signals and Switched Capacitor Circuits (rest of chapter , 10.2)
Discrete Time Signals and Switched Capacitor Circuits (rest of chapter 9 + 10.1, 10.2) Tuesday 16th of February, 2010, 0, 9:15 11:45 Snorre Aunet, sa@ifi.uio.no Nanoelectronics Group, Dept. of Informatics
More informationEE247 Lecture 16. Serial Charge Redistribution DAC
EE47 Lecture 16 D/A Converters D/A examples Serial charge redistribution DAC Practical aspects of current-switch DACs Segmented current-switch DACs DAC self calibration techniques Current copiers Dynamic
More informationDigital Electronics Electronics, Devices and Circuits
Digital Electronics Electronics, Devices and Circuits Dr. I. J. Wassell Introduction In the coming lectures we will consider how logic gates can be built using electronic circuits First, basic concepts
More informationSwitched Capacitor Circuits I. Prof. Paul Hasler Georgia Institute of Technology
Switched Capacitor Circuits I Prof. Paul Hasler Georgia Institute of Technology Switched Capacitor Circuits Making a resistor using a capacitor and switches; therefore resistance is set by a digital clock
More informationStability and Frequency Compensation
類比電路設計 (3349) - 2004 Stability and Frequency ompensation hing-yuan Yang National hung-hsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,
More informationDigital Electronics Part II Electronics, Devices and Circuits
Digital Electronics Part Electronics, Devices and Circuits Dr.. J. Wassell ntroduction n the coming lectures we will consider how logic gates can be built using electronic circuits First, basic concepts
More informationAdvanced Current Mirrors and Opamps
Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------
More informationDigital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories
Digital Integrated Circuits A Design Perspective Semiconductor Chapter Overview Memory Classification Memory Architectures The Memory Core Periphery Reliability Case Studies Semiconductor Memory Classification
More informationDepartment of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on March 01, 2018 at 7:00 PM
Department of Electrical and Computer Engineering, Cornell University ECE 3150: Microelectronics Spring 2018 Homework 4 Due on March 01, 2018 at 7:00 PM Suggested Readings: a) Lecture notes Important Note:
More informationSpiral 2 7. Capacitance, Delay and Sizing. Mark Redekopp
2-7.1 Spiral 2 7 Capacitance, Delay and Sizing Mark Redekopp 2-7.2 Learning Outcomes I understand the sources of capacitance in CMOS circuits I understand how delay scales with resistance, capacitance
More informationCMOS Inverter (static view)
Review: Design Abstraction Levels SYSTEM CMOS Inverter (static view) + MODULE GATE [Adapted from Chapter 5. 5.3 CIRCUIT of G DEVICE Rabaey s Digital Integrated Circuits,, J. Rabaey et al.] S D Review:
More informationLecture notes 1: ECEN 489
Lecture notes : ECEN 489 Power Management Circuits and Systems Department of Electrical & Computer Engeerg Texas A&M University Jose Silva-Martez January 207 Copyright Texas A&M University. All rights
More informationAnnouncements. EE141- Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power
- Fall 2002 Lecture 7 MOS Capacitances Inverter Delay Power Announcements Wednesday 12-3pm lab cancelled Lab 4 this week Homework 2 due today at 5pm Homework 3 posted tonight Today s lecture MOS capacitances
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits
EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM
More informationEE247 Lecture 19. EECS 247 Lecture 19: Data Converters 2006 H.K. Page 1. Summary Last Lecture
EE247 Lecture 19 ADC Converters Sampling (continued) Clock boosters (continued) Sampling switch charge injection & clock feedthrough Complementary switch Use of dummy device Bottom-plate switching Track
More informationIntroduction to CMOS RF Integrated Circuits Design
V. Voltage Controlled Oscillators Fall 2012, Prof. JianJun Zhou V-1 Outline Phase Noise and Spurs Ring VCO LC VCO Frequency Tuning (Varactor, SCA) Phase Noise Estimation Quadrature Phase Generator Fall
More informationEECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology
EECS240 Spring 2013 Lecture 2: CMOS Technology and Passive Devices Lingkai Kong EECS Today s Lecture EE240 CMOS Technology Passive devices Motivation Resistors Capacitors (Inductors) Next time: MOS transistor
More informationDigital Integrated Circuits A Design Perspective
Semiconductor Memories Adapted from Chapter 12 of Digital Integrated Circuits A Design Perspective Jan M. Rabaey et al. Copyright 2003 Prentice Hall/Pearson Outline Memory Classification Memory Architectures
More informationSwitched Capacitor: Sampled Data Systems
Switched Capacitor: Sampled Data Systems Basic switched capacitor theory How has Anadigm utilised this. Theory-Basic SC and Anadigm-1 Resistor & Charge Relationship I + V - I Resistance is defined in terms
More informationCMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)
CMPEN 411 VLSI Digital Circuits Lecture 04: CMOS Inverter (static view) Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN
More informationCMOS Cross Section. EECS240 Spring Today s Lecture. Dimensions. CMOS Process. Devices. Lecture 2: CMOS Technology and Passive Devices
EECS240 Spring 2008 CMOS Cross Section Metal p - substrate p + diffusion Lecture 2: CMOS echnology and Passive Devices Poly n - well n + diffusion Elad Alon Dept. of EECS EECS240 Lecture 2 4 oday s Lecture
More informationEE 330 Lecture 16. MOSFET Modeling CMOS Process Flow
EE 330 Lecture 16 MOSFET Modeling CMOS Process Flow Model Extensions 300 Id 250 200 150 100 50 300 0 0 1 2 3 4 5 Vds Existing Model 250 200 Id 150 100 50 Slope is not 0 0 0 1 2 3 4 Actual Device Vds Model
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Oldham Fall 1999
UNIVERSITY OF CLIFORNI College of Engineering Department of Electrical Engineering and Computer Sciences Professor Oldham Fall 1999 EECS 40 FINL EXM 13 December 1999 Name: Last, First Student ID: T: Kusuma
More informationEEE598D: Analog Filter & Signal Processing Circuits
EEE598D: Analog Filter & Signal Processing Circuits Instructor: Dr. Hongjiang Song Department of Electrical Engineering Arizona State University Thursday January 24, 2002 Today: Active RC & MOS-C Circuits
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 18: March 27, 2018 Dynamic Logic, Charge Injection Lecture Outline! Sequential MOS Logic " D-Latch " Timing Constraints! Dynamic Logic " Domino
More informationEE 330 Lecture 17. MOSFET Modeling CMOS Process Flow
EE 330 Lecture 17 MOSFET Modeling CMOS Process Flow Review from Last Lecture Limitations of Existing Models V DD V OUT V OUT V DD?? V IN V OUT V IN V IN V DD Switch-Level Models V DD Simple square-law
More informationCMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor
CMPEN 411 VLSI Digital Circuits Lecture 03: MOS Transistor Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN 411 L03 S.1
More informationECE 546 Lecture 11 MOS Amplifiers
ECE 546 Lecture MOS Amplifiers Spring 208 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine Amplifiers Definitions Used to increase
More informationLecture 11: MOS Transistor
Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Cross-section and layout
More information