Differential Amplifiers (Ch. 10)
|
|
- Lynne Lilian Johnston
- 5 years ago
- Views:
Transcription
1 Differential Amplifiers (h. 0) 김영석 충북대학교전자정보대학
2 ontents 0. General onsiderations 0. Bipolar Differential Pair 0.3 MOS Differential Pair 0.4 ascode Differential Amplifiers 0.5 ommon-mode Rejection 0.6 Differential Pair with Actie Load 0-
3 0. General onsiderations Humming Noise in Audio Amplifier from 60Hz Power Line out R 0-3
4 0. General onsiderations How to suppress the Hum? out should not to be referenced to GND Since both node X and Y contain the ripple, their difference will be free of ripple But, wasting current in Q out ( + ) R r A + X Y out r X in Y r A in ( NO r ) 0-4
5 0. General onsiderations To utilize the wasting current in Q Apply the inputs differentially the outputs are 80 out of phase enhancing out when sensed differentially But, ommon-mode (M) problem: increase M > increase gm >increasegain A + X Y out in A X in + Y r r A in 0-5
6 0. General onsiderations To hae the differential-mode gain independent of input M leel Add a tail current 0-6
7 0. Bipolar Differential Pair ommon-mode Response M gain BE BE X Y EE R independent of out AM 0 M M EE M input range M M EE < R (Q in Actie Region) > EE + BE 0-7
8 Differential Pair haracteristics (a) (b) EE 0 Y X R EE X Y 0 EE R EE (a) (b) (a) (b) 0-8
9 Small-Signal Analysis EE EE m EE EE g g Δ Δ Δ + + Δ m Y m X m g R R g R R g Δ + Δ + Δ Δ Δ Δ Δ Δ in m Y X out m Y g R Δ Δ Δ Δ m in out R g A irtual Ground: 0 Δ P 0-9
10 0.. Large Signal Analysis in T 4 max, Δ EE + in in S S T in S T in S exp, / exp / exp T in in T EE exp exp + T in in EE exp + T in in EE out out R tanh 0-0 T
11 Linear/Nonlinear Regions The left column operates in linear region, whereas the right column operates in nonlinear region. 0-
12 0..3 Small-Signal Model 0-
13 Half ircuits out R gm π out in out in R + π out in g, m in g π, g + m R m π g m Since P is grounded, we can treat the differential pair as two E half circuits, with its gain equal to one half circuit s single-ended gain. 0-3
14 Example: Differential Gain out in out in g m r O 0-4
15 Half ircuit Example X 0 A g ( ) m ro ro 3 R 0-5
16 Half ircuit Example A g ( ) m ro ro 3 R 0-6
17 Half ircuit Example A R E R + g m 0-7
18 Half ircuit Example A R RE + g m 0-8
19 0.3 MOS Differential Pair s ommon-mode Response M gain 0 The equilibrium oerdrie oltage: nput M Range X Y DD R D SS Δ ( ) GS TH equil μ μ n SS ox W L > (Min Saturation Region) D G M TH SS DD RD > M TH SS M < DD RD + And, > + GS SS TH 0-9
20 Differential Response (a) (b) (a) (b) (a) (b) H 0 Differential Amplifiers 0-0
21 Small-Signal Response Δ 0 A P g m R D Similar to its bipolar counterpart, the MOS differential pair exhibits the same irtual ground node and small signal gain. 0-
22 0.3. MOS Differential Pair s Large-Signal Response D D D μ n μ n + D ox ox SS W L W L ( ( GS GS TH TH ) ) D D ( ) ( ) W 4 SS μn ox in in in L W μnox L in in in max Δ ( ) GS TH equil D μ W n ox / L 0-
23 ontrast Between MOS and Bipolar Differential Pairs n a MOS differential pair, there exists a finite differential input oltage to completely switch the current from one transistor to the other, whereas, in a bipolar pair that oltage is infinite. And, MOS BJT : : in in in max in max 4 Δ T MOS Bipolar 0-3
24 The effects of Doubling the Tail urrent in in max ( ) GS TH equil D μ n ox W / L SS is doubled SS Δ in,max increases by Δ out,max increases by 0-4
25 The effects of Doubling W/L in in max ( ) GS TH equil D μ n ox W / L W/L is doubled in,max decreases by out,max same 0-5
26 Small-Signal Analysis of MOS Differential Pair W 4 SS μ ( ) ( ) in D D n ox in in in L μnox μn ox W L 4 W L W L SS ( ) μ ( ) g ( ) in in μ n ox W L n When the input differential signal is small compared to 4 SS /μ n ox (W/L), the output differential current is linearly proportional to it, and small-signal signal model can be applied. ox SS in in m in in 0-6
27 irtual Ground and Half ircuit Δ P 0 A g Applying the same analysis as the bipolar case, we will arrie at the same conclusion that node P will not moe for small input signals and the concept of half circuit can be used to calculate the gain. m R 0-7
28 MOS Differential Pair Half ircuit Example λ 0 A g m ro 3 ro gm3 0-8
29 MOS Differential Pair Half ircuit Example λ 0 A g g m m3 0-9
30 MOS Differential Pair Half ircuit Example λ 0 A R SS R DD + g m 0-30
31 0.4 Bipolar ascode Differential Pair [ r + ( r r )( g r )] A g m O 3 O π 3 + m3 O 3 0-3
32 Bipolar Telescopic ascode A g [ g r ( r r )] [ g r ( r r )] π 3 m5 O5 O7 5 m m3 O3 O π 0-3
33 Example: Bipolar Telescopic Parasitic Resistance R r r g r R [ ] op O O m m O m O op R r r r g g A r r g r R ) ( π π 0-33
34 MOS ascode Differential Pair A g r g r m O3 m3 O 0-34
35 MOS Telescopic ascode g [ ( g r r ) ( g r r ) ] A g m 5 O 5 7 m m 3 O 3 O O 0-35
36 Example: MOS Telescopic Parasitic Resistance ) ( )] ( [ O m O op m O m O O op r g r R g A R r g r R r R
37 0.5 M Rejection Effect of Finite Tail mpedance Δ Δ out, M in, M R EE R / + / g m f the tail current source is not ideal, then when a input M oltage is applied, the currents in Q and Q and hence output M oltage will change. 0-37
38 nput M Noise with deal Tail urrent 0-38
39 nput M Noise with Non-ideal Tail urrent 0-39
40 M to DM onersion, A M-DM Δout ΔRD Δ / g + R M m EE f finite tail impedance and asymmetry are both present, then the differential output signal will contain a portion of input common-mode mode signal. 0-40
41 Example: A M-DM A M DM g m + ΔR [ r + ( + g r )( R r )] O 3 ( m 3 O 3 π 3 0-4
42 MRR MRR A A DM M DM MRR defines the ratio of wanted amplified differential input signal to unwanted conerted input common-mode noise that appears at the output. 0-4
43 0.6 Diff Pair with Actie Load Differential to Single-ended onersion Many circuits require a differential to single-ended conersion, howeer, the aboe topology is not ery good. 0-43
44 Supply Noise orruption The most critical drawback of this topology is supply noise corruption, since no common-mode cancellation mechanism exists. Also, we lose half of the signal. 0-44
45 Better Alternatie This circuit topology performs differential to single-ended conersion with no loss of gain. 0-45
46 Actie Load With current mirror used as the load, the signal current produced by the Q can be replicated onto Q 4. This type of load is different from the conentional static load and is known as an actie load. 0-46
47 Differential Pair with Actie Load The input differential pair decreases the current drawn from R L by Δ and the actie load pushes an extra Δ into R L by current mirror action; these effects enhance each other. 0-47
48 Actie Load s. Static Load The load on the left responds to the input signal and enhances the single-ended output, whereas the load on the right does not. 0-48
49 MOS Differential Pair with Actie Load Similar to its bipolar counterpart, MOS differential pair can also use actie load to enhance its single-ended output. 0-49
50 Asymmetric Differential Pair Because of the astly different resistance magnitude at the drains of M and M, the oltage swings at these two nodes are different and therefore node P cannot be iewed as a irtual ground. 0-50
51 Theenin Equialent of the nput Pair g r ( ) R The The mn ron on ( in in 0-5
52 Simplified Differential Pair with Actie Load out in in g mn ( ron rop ) 0-5
Lecture 18. Common Source Stage
ecture 8 OUTINE Basic MOSFET amplifier MOSFET biasing MOSFET current sources Common source amplifier eading: Chap. 7. 7.7. EE05 Spring 008 ecture 8, Slide Prof. Wu, UC Berkeley Common Source Stage λ =
More informationECE315 / ECE515 Lecture 11 Date:
ecture 11 Date: 15.09.016 MOS Differential Pair Quantitative Analysis differential input Small Signal Analysis MOS Differential Pair ECE315 / ECE515 M 1 and M are perfectly matched (at least in theory!)
More informationEE 330 Lecture 31. Current Source Biasing Current Sources and Mirrors
EE 330 Lecture 31 urrent Source Biasing urrent Sources and Mirrors eview from Last Lecture Basic mplifier Gain Table DD DD DD DD in B E out in B E out E B BB in E out in B E E out in 2 D Q EE SS E/S /D
More informationELEN 610 Data Converters
Spring 04 S. Hoyos - EEN-60 ELEN 60 Data onverters Sebastian Hoyos Texas A&M University Analog and Mixed Signal Group Spring 04 S. Hoyos - EEN-60 Electronic Noise Signal to Noise ratio SNR Signal Power
More informationStability and Frequency Compensation
類比電路設計 (3349) - 2004 Stability and Frequency ompensation hing-yuan Yang National hung-hsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,
More informationLecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson
Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics Lena Peterson 2015-10-13 Outline (1) Why is the CMOS inverter gain not infinite? Large-signal
More informationLecture 28 Field-Effect Transistors
Lecture 8 Field-Effect Transistors Field-Effect Transistors 1. Understand MOSFET operation.. Analyze basic FET amplifiers using the loadline technique. 3. Analyze bias circuits. 4. Use small-signal equialent
More informationProperties of CMOS Gates Snapshot
MOS logic 1 Properties of MOS Gates Snapshot High noise margins: V OH and V OL are at V DD and GND, respectively. No static power consumption: There never exists a direct path between V DD and V SS (GND)
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationDesign of Analog Integrated Circuits
Design of Analog Integrated Circuits Chapter 11: Introduction to Switched- Capacitor Circuits Textbook Chapter 13 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4
More informationElectronic Circuits. Transistor Bias Circuits. Manar Mohaisen Office: F208 Department of EECE
lectronic ircuits Transistor Bias ircuits Manar Mohaisen Office: F208 mail: manar.subhi@kut.ac.kr Department of Review of the Precedent Lecture Bipolar Junction Transistor (BJT) BJT haracteristics and
More informationV. Transistors. 3.1 III. Bipolar-Junction (BJT) Transistors
V. Transistors 3.1 III. Bipolar-Junction (BJT) Transistors A bipolar junction transistor is formed by joining three sections of semiconductors with alternatiely different dopings. The middle section (base)
More informationMetal-Oxide-Semiconductor Field Effect Transistor (MOSFET)
Metal-Oxide-Semiconductor ield Effect Transistor (MOSET) Source Gate Drain p p n- substrate - SUB MOSET is a symmetrical device in the most general case (for example, in an integrating circuit) In a separate
More informationLecture 37: Frequency response. Context
EECS 05 Spring 004, Lecture 37 Lecture 37: Frequency response Prof J. S. Smith EECS 05 Spring 004, Lecture 37 Context We will figure out more of the design parameters for the amplifier we looked at in
More informationDigital Integrated Circuits A Design Perspective
Designing ombinational Logic ircuits dapted from hapter 6 of Digital Integrated ircuits Design Perspective Jan M. Rabaey et al. opyright 2003 Prentice Hall/Pearson 1 ombinational vs. Sequential Logic In
More informationActive Circuits: Life gets interesting
Actie Circuits: Life gets interesting Actie cct elements operational amplifiers (OP AMPS) and transistors Deices which can inject power into the cct External power supply normally comes from connection
More informationEE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR
EE 23 Lecture 3 THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR Quiz 3 Determine I X. Assume W=u, L=2u, V T =V, uc OX = - 4 A/V 2, λ= And the number is? 3 8 5 2? 6 4 9 7 Quiz 3
More informationESE319 Introduction to Microelectronics. Output Stages
Output Stages Power amplifier classification Class A amplifier circuits Class A Power conversion efficiency Class B amplifier circuits Class B Power conversion efficiency Class AB amplifier circuits Class
More informationActive Circuits: Life gets interesting
Actie Circuits: Life gets interesting Actie cct elements operational amplifiers (P AMPS) and transistors Deices which can inject power into the cct External power supply normally comes from connection
More information3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti
Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +
More informationQuick Review. ESE319 Introduction to Microelectronics. and Q1 = Q2, what is the value of V O-dm. If R C1 = R C2. s.t. R C1. Let Q1 = Q2 and R C1
Quick Review If R C1 = R C2 and Q1 = Q2, what is the value of V O-dm? Let Q1 = Q2 and R C1 R C2 s.t. R C1 > R C2, express R C1 & R C2 in terms R C and ΔR C. If V O-dm is the differential output offset
More informationEE 330. Lecture 35. Parasitic Capacitances in MOS Devices
EE 330 Lecture 35 Parasitic Capacitances in MOS Devices Exam 2 Wed Oct 24 Exam 3 Friday Nov 16 Review from Last Lecture Cascode Configuration Discuss V CC gm1 gm1 I B VCC V OUT g02 g01 A - β β VXX Q 2
More informationMidterm 1 Announcements
Midterm Announcements eiew session: 5-8pm TONIGHT 77 Cory Midterm : :30-pm on Tuesday, July Dwelle 45. Material coered HW-3 Attend only your second lab slot this wee EE40 Summer 005: Lecture 9 Instructor:
More informationEE141. Administrative Stuff
-Spring 2004 Digital Integrated ircuits Lecture 15 Logical Effort Pass Transistor Logic 1 dministrative Stuff First (short) project to be launched next Th. Overall span: 1 week Hardware lab this week Hw
More informationEE 330 Lecture 31. Basic Amplifier Analysis High-Gain Amplifiers Current Source Biasing (just introduction)
330 Lecture 31 asic Amplifier Analysis High-Gain Amplifiers urrent Source iasing (just introduction) eview from Last Time ommon mitter onfiguration ommon mitter onsider the following application (this
More informationPass-Transistor Logic
-all 26 Digital tegrated ircuits nnouncements No new homework this week roject phase one due on Monday Midterm 2 next Thursday Review session on Tuesday Lecture 8 Logic Dynamic Logic EE4 EE4 2 lass Material
More informationSample-and-Holds David Johns and Ken Martin University of Toronto
Sample-and-Holds David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 18 Sample-and-Hold Circuits Also called track-and-hold circuits Often needed in A/D converters
More informationCircle the one best answer for each question. Five points per question.
ID # NAME EE-255 EXAM 3 November 8, 2001 Instructor (circle one) Talavage Gray This exam consists of 16 multiple choice questions and one workout problem. Record all answers to the multiple choice questions
More informationBiasing the CE Amplifier
Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC base-emitter voltage (note: normally plot vs. base current, so we must return to Ebers-Moll): I C I S e V BE V th I S e V th
More informationSwitching circuits: basics and switching speed
ECE137B notes; copyright 2018 Switching circuits: basics and switching speed Mark Rodwell, University of California, Santa Barbara Amplifiers vs. switching circuits Some transistor circuit might have V
More informationS.E. Sem. III [ETRX] Electronic Circuits and Design I
S.E. Sem. [ETRX] Electronic ircuits and Design Time : 3 Hrs.] Prelim Paper Solution [Marks : 80 Q.1(a) What happens when diode is operated at high frequency? [5] Ans.: Diode High Frequency Model : This
More informationActive Circuits: Life gets interesting
Actie Circuits: Life gets interesting Actie cct elements operational amplifiers (OP AMPS) and transistors Deices which can inject power into the cct External power supply normally comes from connection
More informationElectronic Power Conversion
Electronic Power Conersion Switch Moe DC-DC Conerters with Isolation Challenge the future Switch moe c-c conerters Frequent requirements: regulate output isolation (safety) multiple outputs Solutions:
More informationECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION
ECE-343 Test : Feb 0, 00 6:00-8:00pm, Closed Book Name : SOLUTION C Depl = C J0 + V R /V o ) m C Diff = τ F g m ω T = g m C µ + C π ω T = g m I / D C GD + C or V OV GS b = τ i τ i = R i C i ω H b Z = Z
More informationVI. Transistor amplifiers: Biasing and Small Signal Model
VI. Transistor amplifiers: iasing and Small Signal Model 6.1 Introduction Transistor amplifiers utilizing JT or FET are similar in design and analysis. Accordingly we will discuss JT amplifiers thoroughly.
More informationECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION
ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may
More informationCMOS Analog Circuits
CMOS Analog Circuits L6: Common Source Amplifier-1 (.8.13) B. Mazhari Dept. of EE, IIT Kanpur 19 Problem statement : Design an amplifier which has the following characteristics: + CC O in R L - CC A 100
More informationEE 435. Lecture 10: Current Mirror Op Amps
EE 435 ecture 0: urrent Mirror Op mps Review from last lecture: Folded ascode mplifier DD DD B3 B3 B B3 B2 B2 B3 DD DD B B B4 I T QURTER IRUIT Op mp 2 Review from last lecture: Folded ascode Op mp DD M
More informationCMOS Inverter (static view)
Review: Design Abstraction Levels SYSTEM CMOS Inverter (static view) + MODULE GATE [Adapted from Chapter 5. 5.3 CIRCUIT of G DEVICE Rabaey s Digital Integrated Circuits,, J. Rabaey et al.] S D Review:
More informationAdvanced Current Mirrors and Opamps
Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------
More information1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012
/3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS -V th " VGS vi - I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F
More informationCMPEN 411 VLSI Digital Circuits. Lecture 04: CMOS Inverter (static view)
CMPEN 411 VLSI Digital Circuits Lecture 04: CMOS Inverter (static view) Kyusun Choi [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] CMPEN
More informationLecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS
Lecture 12 Digital Circuits (II) MOS INVERTER CIRCUITS Outline NMOS inverter with resistor pull-up The inverter NMOS inverter with current-source pull-up Complementary MOS (CMOS) inverter Static analysis
More informationAmplifiers, Source followers & Cascodes
Amplifiers, Source followers & Cascodes Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 0-05 02 Operational amplifier Differential pair v- : B v + Current mirror
More informationOperational Amplifiers
Operational Amplifiers A Linear IC circuit Operational Amplifier (op-amp) An op-amp is a high-gain amplifier that has high input impedance and low output impedance. An ideal op-amp has infinite gain and
More informationLecture 12 Circuits numériques (II)
Lecture 12 Circuits numériques (II) Circuits inverseurs MOS Outline NMOS inverter with resistor pull-up The inverter NMOS inverter with current-source pull-up Complementary MOS (CMOS) inverter Static analysis
More informationEE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET
EE 230 Lecture 33 Nonlinear Circuits and Nonlinear Devices Diode BJT MOSFET Review from Last Time: n-channel MOSFET Source Gate L Drain W L EFF Poly Gate oxide n-active p-sub depletion region (electrically
More informationDigital Microelectronic Circuits ( ) Ratioed Logic. Lecture 8: Presented by: Mr. Adam Teman
Digital Microelectronic ircuits (361-1-3021 ) Presented by: Mr. Adam Teman Lecture 8: atioed Logic 1 Motivation In the previous lecture, we learned about Standard MOS Digital Logic design. MOS is unquestionably
More informationENGR890 Digital VLSI Design Fall Lecture 4: CMOS Inverter (static view)
ENGR89 Digital VLSI Design Fall 5 Lecture 4: CMOS Inverter (static view) [Adapted from Chapter 5 of Digital Integrated Circuits, 3, J. Rabaey et al.] [Also borrowed from Vijay Narayanan and Mary Jane Irwin]
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationFYSE400 ANALOG ELECTRONICS
YSE400 ANALOG ELECTONCS LECTUE 3 Bipolar Sub Circuits 1 BPOLA SUB CCUTS Bipolar Current Sinks and -Sources Transistor operates in forwardactive region. < < sat CE CN max CE < < + BN CN BN max CE N N N
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationChapter 6: Field-Effect Transistors
Chapter 6: Field-Effect Transistors slamic University of Gaza Dr. Talal Skaik FETs vs. BJTs Similarities: Amplifiers Switching devices mpedance matching circuits Differences: FETs are voltage controlled
More informationAn Analysis on a Pseudo- Differential Dynamic Comparator with Load Capacitance Calibration
An Analysis on a Pseudo- Differential Dynamic omparator with Load apacitance alibration Daehwa Paik, Masaya Miyahara, and Akira Tokyo Institute of Technology, Japan 011/10/7 ontents 1 Topology of Dynamic
More informationEE 435. Lecture 22. Offset Voltages
EE 435 Lecture Offset Voltages . Review from last lecture. Offset Voltage Definition: The input-referred offset voltage is the differential dc input voltage that must be applied to obtain the desired output
More informationCHAPTER 13. Solutions for Exercises
HPT 3 Solutions for xercises 3. The emitter current is gien by the Shockley equation: i S exp VT For operation with i, we hae exp >> S >>, and we can write VT i S exp VT Soling for, we hae 3.2 i 2 0 26ln
More informationECE 497 JS Lecture - 12 Device Technologies
ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More informationECE 546 Lecture 10 MOS Transistors
ECE 546 Lecture 10 MOS Transistors Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu NMOS Transistor NMOS Transistor N-Channel MOSFET Built on p-type
More informationOperational Amplifier (Op-Amp) Operational Amplifiers. OP-Amp: Components. Internal Design of LM741
(Op-Amp) s Prof. Dr. M. Zahurul Haq zahurul@me.buet.ac.bd http://teacher.buet.ac.bd/zahurul/ Department of Mechanical Engineering Bangladesh University of Engineering & Technology ME 475: Mechatronics
More informationElectronic Devices and Circuits Lecture 16 - Digital Circuits: CMOS - Outline Announcements (= I ON V DD
6.01 - Electronic Deices and Circuits Lecture 16 - Digital Circuits: CMOS - Outline Announcements Handout; Web posting - Lecture Outline and Summary; two readings Exam - Wednesday, No. 5, 7:30-9:30 pm,
More informationDigital Integrated Circuits A Design Perspective
igital Integrated Circuits esign Perspective esigning Combinational Logic Circuits 1 Combinational vs. Sequential Logic In Combinational Logic Circuit Out In Combinational Logic Circuit Out State Combinational
More informationEE 330 Lecture 30. Basic amplifier architectures
33 Lecture 3 asic aplifier architectures asic plifier Structures MOS and ipolar Transistors oth have 3 priary terinals MOS transistor has a fourth terinal that is generally considered a parasitic D terinal
More informationChapter 4: Techniques of Circuit Analysis
Chapter 4: Techniques of Circuit Analysis This chapter gies us many useful tools for soling and simplifying circuits. We saw a few simple tools in the last chapter (reduction of circuits ia series and
More informationCARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130
ALETON UNIVESITY FINAL EXAMINATION December 005 DUATION 3 HOUS No. of Students 130 Department Name & ourse Number: Electronics ELE 3509 ourse Instructor(s): Prof. John W. M. ogers and alvin Plett AUTHOIZED
More informationCMOS Technology for Computer Architects
CMOS Technology for Computer Architects Recap Technology Trends Lecture 2: Transistor Inverter Iakovos Mavroidis Giorgos Passas Manolis Katevenis FORTH-ICS (University of Crete) 1 2 Recap Threshold Voltage
More informationECE 438: Digital Integrated Circuits Assignment #4 Solution The Inverter
ECE 438: Digital Integrated Circuits Assignment #4 The Inverter Text: Chapter 5, Digital Integrated Circuits 2 nd Ed, Rabaey 1) Consider the CMOS inverter circuit in Figure P1 with the following parameters.
More informationStatic CMOS Circuits
Static MOS ircuits l onventional (ratio-less) static MOS» overed so far l Ratio-ed logic (depletion load, pseudo nmos) l ass transistor logic ombinational vs. Sequential Logic In Logic ircuit In Logic
More informationEE 330 Lecture 31. Basic amplifier architectures. Common Emitter/Source Common Collector/Drain Common Base/Gate
33 Lecture 3 asic aplifier architectures oon itter/source oon ollector/drain oon ase/gate eview fro arlier Lecture Two-port representation of aplifiers plifiers can be odeled as a two-port y 2 2 y y 22
More informationEE C245 ME C218 Introduction to MEMS Design Fall 2011
EE C245 ME C218 Introduction to MEMS Design Fall 2011 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture EE C245:
More informationHomework Assignment 08
Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance
More informationLecture 04: Single Transistor Ampliers
Lecture 04: Single Transistor Ampliers Analog IC Design Dr. Ryan Robucci Department of Computer Science and Electrical Engineering, UMBC Spring 2015 Dr. Ryan Robucci Lecture IV 1 / 37 Single-Transistor
More informationBipolar Junction Transistor (BJT) - Introduction
Bipolar Junction Transistor (BJT) - Introduction It was found in 1948 at the Bell Telephone Laboratories. It is a three terminal device and has three semiconductor regions. It can be used in signal amplification
More information7.2.2 Noise Margins for the CMOS Inverter
전자회로 제 6 주 1 강 hapter 7 7.. oise Margins for the MS nerter T ( oltage Transfer haracteristic of MS inerter L and are identified in left figure. L and are the point that the T has a slope of -1 015 년 7
More informationChapter 6: Operational Amplifiers
Chapter 6: Operational Amplifiers Circuit symbol and nomenclature: An op amp is a circuit element that behaes as a VCVS: The controlling oltage is in = and the controlled oltage is such that 5 5 A where
More informationMOS Transistor Theory
CHAPTER 3 MOS Transistor Theory Outline 2 1. Introduction 2. Ideal I-V Characteristics 3. Nonideal I-V Effects 4. C-V Characteristics 5. DC Transfer Characteristics 6. Switch-level RC Delay Models MOS
More informationSwitched-Capacitor Circuits David Johns and Ken Martin University of Toronto
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More informationV = = A = ln V
Chapter Problem Solutions. a. b. c. γ + γ + BE + C + + γ + ( γ ( γ C γ + BE + BE γ BE and C γ ( γ + or C BE + C ma.5 kω.7 ( ma + 4. kω.5 kω C. (a ln C BE T S (i μ 6 A,.6 ln.588 μa C BE 4 (ii μ 6 A,.6 ln.5987
More informationReview - Differential Amplifier Basics Difference- and common-mode signals: v ID
6.012 Microelectronic Devices and Circuits Lecture 20 DiffAmp Anal. I: Metrics, Max. Gain Outline Announcements Announcements D.P.: No Early effect in large signal analysis; just LECs. Lec. 21 foils useful;
More informationElectronics II. Final Examination
The University of Toledo f17fs_elct27.fm 1 Electronics II Final Examination Problems Points 1. 11 2. 14 3. 15 Total 40 Was the exam fair? yes no The University of Toledo f17fs_elct27.fm 2 Problem 1 11
More informationDigital Integrated Circuits
Chapter 6 The CMOS Inverter 1 Contents Introduction (MOST models) 0, 1 st, 2 nd order The CMOS inverter : The static behavior: o DC transfer characteristics, o Short-circuit current The CMOS inverter :
More informationEE 435. Lecture 18. Two-Stage Op Amp with LHP Zero Loop Gain - Breaking the Loop
EE 435 Lecture 8 Two-Stae Op Amp with LHP Zero Loop Gain - Breakin the Loop Review from last lecture Nyquist and Gain-Phase Plots Nyquist and Gain-Phase Plots convey identical information but ain-phase
More informationVLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT
VLSI UNIT - III GATE LEVEL DESIGN P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) contents GATE LEVEL DESIGN : Logic Gates and Other complex gates, Switch logic, Alternate gate circuits, Time Delays, Driving large
More informationElectronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers
6.012 Electronic Devices and Circuits Lecture 18 Single Transistor Amplifier Stages Outline Announcements Handouts Lecture Outline and Summary Notes on Single Transistor Amplifiers Exam 2 Wednesday night,
More informationElectronic Circuits Summary
Electronic Circuits Summary Andreas Biri, D-ITET 6.06.4 Constants (@300K) ε 0 = 8.854 0 F m m 0 = 9. 0 3 kg k =.38 0 3 J K = 8.67 0 5 ev/k kt q = 0.059 V, q kt = 38.6, kt = 5.9 mev V Small Signal Equivalent
More informationECEN 326 Electronic Circuits
ECEN 326 Electronic Circuits Frequency Response Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering High-Frequency Model BJT & MOS B or G r x C f C or D r
More informationCPE/EE 427, CPE 527 VLSI Design I Pass Transistor Logic. Review: CMOS Circuit Styles
PE/EE 427, PE 527 VLI Design I Pass Transistor Logic Department of Electrical and omputer Engineering University of labama in Huntsville leksandar Milenkovic ( www.ece.uah.edu/~milenka ) Review: MO ircuit
More informationEE 435. Lecture 22. Offset Voltages Common Mode Feedback
EE 435 Lecture Offset Voltages Common Mode Feedback Review from last lecture Offset Voltage Two types of offset voltage: Systematic Offset Voltage Random Offset Voltage V ICQ Definition: The output offset
More informationDigital Integrated Circuits A Design Perspective
Digital Integrated Circuits Design Perspective Designing Combinational Logic Circuits Fuyuzhuo School of Microelectronics,SJTU Introduction Digital IC Dynamic Logic Introduction Digital IC 2 EE141 Dynamic
More informationCMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators
IsLab Analog Integrated ircuit Design OMP-21 MOS omparators כ Kyungpook National University IsLab Analog Integrated ircuit Design OMP-1 omparators A comparator is used to detect whether a signal is greater
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues
EE105 - Fall 006 Microelectronic evices and Circuits Prof. Jan M. Rabaey (jan@eecs Lecture 8: MOS Small Signal Model Some Administrative Issues REIEW Session Next Week Tu Sept 6 6:00-7:30pm; 060 alley
More informationChapter 20. Current Mirrors. Basics. Cascoding. Biasing Circuits. Baker Ch. 20 Current Mirrors. Introduction to VLSI
Chapter 20 Current Mirrors Basics Long Channel Matching Biasing Short Channel Temperature Subthreshold Cascoding Simple Low Voltage, Wide Swing Wide Swing, Short Channel Regulated Drain Biasing Circuits
More informationAnalog and Mixed-Signal Center, TAMU
Analog and MixedSignal enter, TAMU SampleandHold ircuit S/H: S H S H S H S H S t i S/H circuit o o S/H command i Block Diagram Idealized Response t Performances of S & H Realistic Transient Response: Input
More informationEE 434 Lecture 33. Logic Design
EE 434 Lecture 33 Logic Design Review from last time: Ask the inverter how it will interpret logic levels V IN V OUT V H =? V L =? V LARGE V H V L V H Review from last time: The two-inverter loop X Y X
More informationES 330 Electronics II Homework # 9 (Fall 2017 Due Monday, December 4, 2017)
Pag1 Na OLUTON E 330 Elctronics Howork # 9 (Fall 017 Du Monday, Dcbr 4, 017) Probl 1 (14 points) Dsign a MO diffrntial aplifir illsuratd in th schatic blow to oprat at O = 0.5 olt with a transconductanc
More informationEE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits
EE 330 Lecture 22 Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits Exam 2 Friday March 9 Exam 3 Friday April 13 Review Session for Exam 2: 6:00
More informationLecture 23: Negative Resistance Osc, Differential Osc, and VCOs
EECS 142 Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California,
More informationEE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design
EE 435 Lecture 3 Spring 2016 Design Space Exploration --with applications to single-stage amplifier design 1 Review from last lecture: Single-ended Op Amp Inverting Amplifier V IN R 1 V 1 R 2 A V V OUT
More informationDigital Microelectronic Circuits ( )
Digital Microelectronic ircuits (361-1-3021 ) Presented by: Dr. Alex Fish Lecture 5: Parasitic apacitance and Driving a Load 1 Motivation Thus far, we have learned how to model our essential building block,
More informationCharacteristics of Active Devices
007/Oct/17 1 haracteristics of Active Devices Review of MOSFET Physics MOS ircuit Applications Review of JT Physics MOS Noise JT Noise MS/RF Technology Roadmap MS MOS 1., 1.0, 0.8µm 0.60, 0.50µm 0.45,
More information! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)
ESE370: ircuitlevel Modeling, Design, and Optimization for Digital Systems Lec 7: September 20, 2017 MOS Transistor Operating Regions Part 1 Today! PN Junction! MOS Transistor Topology! Threshold! Operating
More information