Miller Pole Splitting and Zero
|
|
- Victoria Lambert
- 5 years ago
- Views:
Transcription
1 Miller Pole Splitting and Zero Objective The step response of a twopole amplifier depends on the ratio of the pole frequencies, with less ringing of the output when the poles are widely separated. However, for any fixed ratio, the speed of the system is determined by the higher pole frequency, becoming faster as the second pole frequency increases. Thus, it becomes important to understand how the frequency of the second pole can be increased. One way to do this is to use Miller compensation. For a simple twostage amplifier we show here how the pole frequencies behave when Miller compensation is used. We also show that the zero introduced by Miller compensation can interfere, limiting the advantages of the higher frequency pole. Schematic R R A V A Sweep V IN A υ V IN V A υ V V O β FB V O V O FIGURE A feedback voltage amplifier with Miller compensation using compensation capacitor Figure shows a twostage feedback voltage amplifier with voltage feedback β FB. The capacitor is inserted between the first and second stage to change the poles of the openloop amplifier (the amplifier with β FB = ). Specifically, moves the lowfrequency pole lower in frequency, and the highfrequency pole higher in frequency (pole splitting). These shifts in the poles make them further apart, which has two effects: making the higherfrequency pole higher in frequency allows a faster step response, while making the poles further apart reduces ringing of the step response. Analysis First, we look at the modification of the poles in the openloop amplifier. We split the openloop amplifier into an input and an output side. On the input side we obtain Figure below, where the Miller capacitance is given by EQ. V = O M, V with V O the output voltage, which is applied to the output side of in Figure. reate Date 4/6/6 by J R Brews Page 4/7/6
2 R V A A Sweep V IN A υ V IN M V FIGURE Input side of amplifier using the Miller capacitance Based upon Figure we find EQ. V A V = υ jω R. IN ( M) We then move to the output side of the amplifier, as shown in Figure 3. jω ( V V ) O R A υ V V O FIGURE 3 Output side of the circuit with VS representing the current supplied by the compensation capacitor Using Figure 3 we find EQ. 3 VO A jωr = υ. V jω R ( ) which combines with EQ. to provide EQ. 4 V ω ( ) = = O Aυ j R M. V jω R The Miller approximation neglects the frequency dependence of M, but here we don t use this approximation because we want the exact frequency dependence. We now find the overall gain as the product of EQ. and EQ. 3, to find EQ. 5 VO V VO ( A j ωr ) A = = υ υ. V V V j ω R j ω R j ω R A j ω R IN IN ( ( ) )( ) ( ) υ reate Date 4/6/6 by J R Brews Page 4/7/6
3 Pole splitting We multiply out the denominator and collect powers of ω to find the denominator in the form EQ. 6 Deno min ator ( j ωτ)( j ωτ) = j ω( τ τ) ( j ω) ( ττ = ), with the coefficients determined from EQ. 5 as EQ. 7 τ τ = R ( A ), and EQ. 8 ( ) ( υ ) R ( ) R τ τ = R. Because our amplifier will exhibit good step response only if we make the two time constants far apart, we now assume the longer time is τ and τ >> τ. Then EQ. 7 is very nearly τ, and EQ. 8 provides τ as EQ. 9 ττ ττ ( ) RR τ = =. τ τ τ R ( A ) R ( ) ( υ ) Interpreting EQ. 7 as τ and assuming A υ is large and negative, we see that greatly increases τ. In fact, if the term in dominates, we have approximately EQ. τ R ( A ) R ( A ), ( ) ( υ ) ( υ ) R which increases linearly with. Likewise, using EQ. 9 assuming the terms in dominate, we find EQ. ττ ( ) RR ( ) RR ( ) R τ =, τ τ R ( A ) R R ( A ) R A ( ) ( ) υ ( ) υ ( ) which is independent of and decreases inversely with A υ. Thus the higher frequency pole increases initially in frequency as increases, but becomes locked in at a value independent of when is large enough. Zero The gain expression EQ. 5 also exhibits a zero at the frequency EQ. A Aυ ω = υ =, R R where we used the fact that A υ is negative. This zero can be a problem if the secondstage gain is too low, or if the compensation capacitance is too high, because the zero crowds the second pole. For frequencies where the zero becomes active, a db/decade increase in slope of the gain is added, while the slope of the phase decreases by 45 /decade. Both effects degrade the step response compared to the situation without the zero, because the phase and gain margins of the amplifier are not as good. PSPIE examples We can explore the above equations using PSPIE. The PSPIE version of Figure is shown in Figure 4 below. υ reate Date 4/6/6 by J R Brews Page 3 4/7/6
4 F {_} A Sweep V_A V E GAIN = {A_v} E6 GAIN = R {R_} {} OUT_ E3 GAIN = {A_v} E GAIN = R {R_} {} OUT VDB STEP {B_FB} E5 GAIN = E4 GAIN = FIRST_NPAIRS = s,.us,,.us,,, TSF = ms VSF = V/V PARAMETERS: T_ = {*T_} T_ = us = uf A_v = {Meg/A_v} A_v = V/V _ = {T_/(A_v)*R_} B_FB = R_ = {T_/} R_ = {T_/} FIGURE 4 PSPIE version of Figure ; the VVS s of Figure are implemented using a GAIN part (triangles) to allow the use of variables for gains A υ and A υ ; so each VVS requires two PSPIE parts E and one GAIN part. Figure 4 shows a PSPIE implementation of Figure. The parameter box allows sweeping of the value of A υ while keeping the overall gain A υ A υ fixed. Also, the value of the compensation capacitor is taken from EQ. to keep τ fixed. By these arrangements, the gain plots all are similar when A υ is varies, making the effect of changing A υ easy to see. Effects of varying the secondstage gain A υ (36.K,87.3) (.3M,5.7) (3.M,3.4) (Av=V/V,38.3K,83.9) (A_v=V/V,7.5M,9.9) (A_V= V/V,.6G,57.4).Hz Hz KHz.MHz MHz GHz VDB(OUT) Frequency FIGURE 5 Gain plot for openloop amplifier with three secondstage gain values; gain at f 8 is marked above the curves Figure 5 shows how the zero encroaches on the gain plot as the secondstage gain diminishes, tending to reduce the gain margin of the amplifier compared to the case with only two poles and no zero, which resembles the high gain case out to about MHz. The frequency f 8 where the reate Date 4/6/6 by J R Brews Page 4 4/7/6
5 phase flips is marked above the curves, determining the lowest values of /β FB consistent with stability. Frequency f 8 moves closer to the frequency of the zero as the gain goes down. d (Av=V/V,7.5M,4.) d (.3M,8.) (A_v=V/V,.6G,5.) (3.M,8.) d (36.K,8.) (Av=V/V,38.3K,96.4) 3d.Hz Hz KHz.MHz MHz GHz P(V(OUT)) Frequency FIGURE 6 Phase plot for openloop amplifier with three secondstage gain values Figure 6 shows the phase of the openloop amplifier with zerofrequencies from EQ.. At the highest gain (A υ = V/V), the zero lies well above the second pole and hardly affects the phase of the amplifier, which resembles a twopole system out to MHz or so. At A υ = V/V, the second pole and the zero are closer in value, and the phase near the second pole is greatly affected by the zero. The frequencies f 8 for a phase of 8 are marked. 8KV (A_v=V/V,.55u,5.8K) 4KV V (A_v=V/V,.85u,6.9K) B_FB=4.4E5 V/V 4KV s us 4us 6us 8us us V(OUT) Time FIGURE 7 Step response of closed loop amplifier with β FB = V/V, which is the maximum feedback consistent with stability for the case A υ = V/V Figure 7 shows the step response of the closedloop amplifier. The value of β FB is chosen using Figure 5, which shows the case A υ = V/V has the strongest limitation on β FB (requires the smallest amount of feedback to remain stable). Figure 7 shows that in this case the step response is very slow to settle (if it does at all), while the other cases with A υ = V/V and V/V reach a peak in.85 µs and then remain constant. Summary When Miller compensation is used, a zero is introduced that can limit the design in some cases. An example with low second stage gain illustrates these limitations. reate Date 4/6/6 by J R Brews Page 5 4/7/6
6 Effects of varying According to EQ. 9 and EQ., as increases, the lower pole moves down and the higher pole moves up in frequency. Figure 8 shows the results for the case A υ = V/V. Phase (deg) E.E.E4.E6.E8.E Frequency (Hz) _=nf _=6uF _=5uF FIGURE 8 Phase of openloop amplifier for various values of compensation capacitance ; A υ = V/V The position of the poles and the zero are marked in Figure 8. The lower pole moves down as increases, as expected. The zero also moves down, as shown by the heavily filled in dots on the curves, and in the case of = 5 µf the zero is actually lower in frequency than the second pole. Even in the case = 6 µf the zero has a big effect on the phase near the higher pole, and tends to make the amplifier less stable than when the zero is high in frequency. The higher pole moves up as increases, as expected, and the increase from = nf to = 6 µf is substantial. However, further increase in to 5 µf does not increase the second pole frequency much at all, as expected from EQ., which predicts a final value for this frequency that does not depend on when is large compared to //. Summary When Miller compensation is used, the upper pole frequency is increased, until reaches a value greater than //. For a given pole frequency ratio, a larger f allows a larger choice for the lower pole frequency f as well, leading to a faster amplifier for a given ratio f /f. A zero is introduced by that can limit the design in some cases. Several examples with large values of illustrate these limitations. omment: getting around the zero problem In more advanced classes you will learn some other feedback compensation techniques that overcome the introduction of a zero, providing more flexible adjustment of the amplifier poles than Miller compensation. Example design: Given the open loop amplifier of Figure with τ = µs and τ = µs, and A υ = V/V, we want to build a closed loop amplifier with a step response corresponding to ζ =.5 (that is, a "stable" design with slope db/decade from the new f all the way to f. We specify a closedloop gain of V/V and use Miller compensation to get the fastest amplifier possible. Find the appropriate Miller compensation capacitor. We begin by finding the lowest pole frequency assuming the higher pole frequency doesn t move. The graphical approach (see document Feedback, Frequency Response and Step Response ) is shown in Figure 9 below. reate Date 4/6/6 by J R Brews Page 6 4/7/6
7 A υ βfbaυ Aυ βfbaυ βfb βfbaυ ' πτ πτ πτ FIGURE 9 Determination of new pole position f = /( πτ ) We want τ = (β FB A υ ) τ = ( 3 6 ) µs = ms. According to EQ., we want EQ. 3 τ R R = = 9.79 µf. R ( A )R According to EQ. 9, this value of will move the time constant of the higher pole to the value given in EQ. 4 below. EQ. 4 ( ) RR τ = = 9.56 ns. R ( A ) R υ ( ) ( ) This movement of τ will make the pole separation too big. We find τ = (β FB A υ ) τ = ( 3 6 ) 9.56 ns = 9.6 µs. The new τ =.354 µs. We average the estimates of τ and try again. We find after several iterations =.978 µf, τ =.94 ms, τ =.94 µs. The gain and phase plots of the openloop amplifier are shown in Figure and Figure. υ,.) (f_=.46khz,7.) (f_=.46mhz,57.) (/b_fb=6. db) (f_z=63.6mhz,9.).hz Hz Hz.KHz KHz KHz.MHz MHz MHz.GHz GHz VDB(OUT) db(e3) Frequency FIGURE Gain plot for openloop amplifier; pole frequencies from design are labeled reate Date 4/6/6 by J R Brews Page 7 4/7/6
8 d d (f_=.46khz,45.) (f_=.46mhz,35.5) d (f_z=63.6mhz,4.5) 3d.Hz Hz Hz.KHz KHz KHz.MHz MHz MHz.GHz GHz P(V(OUT)) Frequency FIGURE Phase plot for openloop amplifier; pole frequencies from design are labeled Figure and Figure show that the openloop amplifier with the chosen value for satisfies the requirements that (i) the pole separation is τ /τ = f /f = (β FB A υ ) =, and (ii) the gain drops at db/decade all the way from the new f to the new f, and (iii) the /β FB line hits the openloop gain plot at the new f, making the openloop phase at f, φ (f ) = 35..KV (t_max=396.3ns,.7kv) (.9us,.KV).KV V (t_min=79.3ns,97.3v).kv s.5us.us.5us.us.5us 3.us 3.5us 4.us 4.5us 5.us V(OUT) Time FIGURE Step response of amplifier Figure shows the step response. After. µs it has settled at the final value of gain V/V. The first maximum occurs at t MAX = 396 ns. The theoretical twopole t MAX is (see document Feedback, Frequency Response and Step Response ) EQ. 5 π t MAX= = = 396 ns, / / ω N ζ f 4 showing that the openloop zero has little effect on this design. This simple twopole design gets us close enough to the design we want that we can use simulation to finetune it if needed. reate Date 4/6/6 by J R Brews Page 8 4/7/6
Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.
Final Exam Name: Max: 130 Points Question 1 In the circuit shown, the op-amp is ideal, except for an input bias current I b = 1 na. Further, R F = 10K, R 1 = 100 Ω and C = 1 μf. The switch is opened at
More informationBandwidth of op amps. R 1 R 2 1 k! 250 k!
Bandwidth of op amps An experiment - connect a simple non-inverting op amp and measure the frequency response. From the ideal op amp model, we expect the amp to work at any frequency. Is that what happens?
More informationLecture 120 Compensation of Op Amps-I (1/30/02) Page ECE Analog Integrated Circuit Design - II P.E. Allen
Lecture 20 Compensation of Op AmpsI (/30/02) Page 20 LECTURE 20 COMPENSATION OF OP AMPS I (READING: GHLM 425434 and 624638, AH 249260) INTRODUCTION The objective of this presentation is to present the
More information( s) N( s) ( ) The transfer function will take the form. = s = 2. giving ωo = sqrt(1/lc) = 1E7 [rad/s] ω 01 := R 1. α 1 2 L 1.
Problem ) RLC Parallel Circuit R L C E-4 E-0 V a. What is the resonant frequency of the circuit? The transfer function will take the form N ( ) ( s) N( s) H s R s + α s + ω s + s + o L LC giving ωo sqrt(/lc)
More informationBipolar Emitter-Follower: Riso w/dual Feedback
Operational Amplifier Stability Part 10 of 15: Capacitor Loop Stability: Riso with Dual Feedback by Tim Green Linear Applications Engineering Manager, Burr-Brown Products from Texas Instruments Part 10
More informationChapter 10 Feedback. PART C: Stability and Compensation
1 Chapter 10 Feedback PART C: Stability and Compensation Example: Non-inverting Amplifier We are analyzing the two circuits (nmos diff pair or pmos diff pair) to realize this symbol: either of the circuits
More informationECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 =
ECE 3050A, Spring 2004 Page Problem (20 points This problem must be attempted) The simplified schematic of a feedback amplifier is shown. Assume that all transistors are matched and g m ma/v and r ds.
More informationDesigning Information Devices and Systems II Fall 2018 Elad Alon and Miki Lustig Discussion 5A
EECS 6B Designing Information Devices and Systems II Fall 208 Elad Alon and Miki Lustig Discussion 5A Transfer Function When we write the transfer function of an arbitrary circuit, it always takes the
More informationStability and Frequency Compensation
類比電路設計 (3349) - 2004 Stability and Frequency ompensation hing-yuan Yang National hung-hsing University Department of Electrical Engineering Overview Reading B Razavi hapter 0 Introduction In this lecture,
More information55:041 Electronic Circuits The University of Iowa Fall Exam 2
Exam 2 Name: Score /60 Question 1 One point unless indicated otherwise. 1. An engineer measures the (step response) rise time of an amplifier as t r = 0.35 μs. Estimate the 3 db bandwidth of the amplifier.
More informationCHAPTER 7 : BODE PLOTS AND GAIN ADJUSTMENTS COMPENSATION
CHAPTER 7 : BODE PLOTS AND GAIN ADJUSTMENTS COMPENSATION Objectives Students should be able to: Draw the bode plots for first order and second order system. Determine the stability through the bode plots.
More informationECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.
ECE37B Final Exam There are 5 problems on this exam and you have 3 hours There are pages -9 in the exam: please make sure all are there. Do not open this exam until told to do so Show all work: Credit
More informationHomework Assignment 11
Homework Assignment Question State and then explain in 2 3 sentences, the advantage of switched capacitor filters compared to continuous-time active filters. (3 points) Continuous time filters use resistors
More informationECEN 607 (ESS) Op-Amps Stability and Frequency Compensation Techniques. Analog & Mixed-Signal Center Texas A&M University
ECEN 67 (ESS) Op-Amps Stability and Frequency Compensation Techniques Analog & Mixed-Signal Center Texas A&M University Stability of Linear Systems Harold S. Black, 97 Negative feedback concept Negative
More informationECE 304: Design Issues for Voltage Follower as Output Stage S&S Chapter 14, pp
ECE 34: Design Issues for oltage Follower as Output Stage S&S Chapter 14, pp. 131133 Introduction The voltage follower provides a good buffer between a differential amplifier and a load in two ways: 1.
More informationTransient Response of a Second-Order System
Transient Response of a Second-Order System ECEN 830 Spring 01 1. Introduction In connection with this experiment, you are selecting the gains in your feedback loop to obtain a well-behaved closed-loop
More informationExercise s = 1. cos 60 ± j sin 60 = 0.5 ± j 3/2. = s 2 + s + 1. (s + 1)(s 2 + s + 1) T(jω) = (1 + ω2 )(1 ω 2 ) 2 + ω 2 (1 + ω 2 )
Exercise 7 Ex: 7. A 0 log T [db] T 0.99 0.9 0.8 0.7 0.5 0. 0 A 0 0. 3 6 0 Ex: 7. A max 0 log.05 0 log 0.95 0.9 db [ ] A min 0 log 40 db 0.0 Ex: 7.3 s + js j Ts k s + 3 + j s + 3 j s + 4 k s + s + 4 + 3
More informationDESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C
MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT DESIGN Dr. Eman Azab Assistant Professor Office: C3.315 E-mail: eman.azab@guc.edu.eg 1 TWO STAGE CMOS OP-AMP It consists of two stages: First
More informationFrequency Dependent Aspects of Op-amps
Frequency Dependent Aspects of Op-amps Frequency dependent feedback circuits The arguments that lead to expressions describing the circuit gain of inverting and non-inverting amplifier circuits with resistive
More information2nd-order filters. EE 230 second-order filters 1
nd-order filters Second order filters: Have second order polynomials in the denominator of the transfer function, and can have zeroth-, first-, or second-order polyinomials in the numerator. Use two reactive
More informationRefinements to Incremental Transistor Model
Refinements to Incremental Transistor Model This section presents modifications to the incremental models that account for non-ideal transistor behavior Incremental output port resistance Incremental changes
More informationChapter 9: Controller design
Chapter 9. Controller Design 9.1. Introduction 9.2. Effect of negative feedback on the network transfer functions 9.2.1. Feedback reduces the transfer function from disturbances to the output 9.2.2. Feedback
More informationFrequency Response. Re ve jφ e jωt ( ) where v is the amplitude and φ is the phase of the sinusoidal signal v(t). ve jφ
27 Frequency Response Before starting, review phasor analysis, Bode plots... Key concept: small-signal models for amplifiers are linear and therefore, cosines and sines are solutions of the linear differential
More informationDigital Control Systems State Feedback Control
Digital Control Systems State Feedback Control Illustrating the Effects of Closed-Loop Eigenvalue Location and Control Saturation for a Stable Open-Loop System Continuous-Time System Gs () Y() s 1 = =
More informationStability & Compensation
Advanced Analog Building Blocks Stability & Compensation Wei SHEN (KIP) 1 Bode Plot real zeros zeros with complex conjugates real poles poles with complex conjugates http://lpsa.swarthmore.edu/bode/bode.html
More informationECEN 326 Electronic Circuits
ECEN 326 Electronic Circuits Stability Dr. Aydın İlker Karşılayan Texas A&M University Department of Electrical and Computer Engineering Ideal Configuration V i Σ V ε a(s) V o V fb f a(s) = V o V ε (s)
More informationApplication Report. Mixed Signal Products SLOA021
Application Report May 1999 Mixed Signal Products SLOA021 IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product
More informationLECTURE 8 Fundamental Models of Pulse-Width Modulated DC-DC Converters: f(d)
1 ECTURE 8 Fundamental Models of Pulse-Width Modulated DC-DC Converters: f(d) I. Quasi-Static Approximation A. inear Models/ Small Signals/ Quasistatic I V C dt Amp-Sec/Farad V I dt Volt-Sec/Henry 1. Switched
More informationESE319 Introduction to Microelectronics. Feedback Basics
Feedback Basics Feedback concept Feedback in emitter follower Stability One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences E. Alon Final EECS 240 Monday, May 19, 2008 SPRING 2008 You should write your results on the exam
More informationECE 255, Frequency Response
ECE 255, Frequency Response 19 April 2018 1 Introduction In this lecture, we address the frequency response of amplifiers. This was touched upon briefly in our previous lecture in Section 7.5 of the textbook.
More informationI. Frequency Response of Voltage Amplifiers
I. Frequency Response of Voltage Amplifiers A. Common-Emitter Amplifier: V i SUP i OUT R S V BIAS R L v OUT V Operating Point analysis: 0, R s 0, r o --->, r oc --->, R L ---> Find V BIAS such that I C
More informationThe Approximating Impedance
Georgia Institute of Technology School of Electrical and Computer Engineering ECE 4435 Op Amp Design Laboratory Fall 005 DesignProject,Part A White Noise and Pink Noise Generator The following explains
More informationFeedback design for the Buck Converter
Feedback design for the Buck Converter Portland State University Department of Electrical and Computer Engineering Portland, Oregon, USA December 30, 2009 Abstract In this paper we explore two compensation
More informationThe Miller Approximation
The Miller Approximation The exact analysis is not particularly helpful for gaining insight into the frequency response... consider the effect of C µ on the input only I t C µ V t g m V t R'out = r o r
More informationFig. 2.0: SPICE Loop Gain Test
Operational Amplifier Stability Part 2 of 15: Op Amp Networks, SPICE Analysis by Tim Green Strategic Development Engineer, BurrBrown Products from Texas Instruments Incorporated Part 2 of this series focuses
More informationChapter 8: Converter Transfer Functions
Chapter 8. Converter Transfer Functions 8.1. Review of Bode plots 8.1.1. Single pole response 8.1.2. Single zero response 8.1.3. Right half-plane zero 8.1.4. Frequency inversion 8.1.5. Combinations 8.1.6.
More informationECE 6412, Spring Final Exam Page 1
ECE 64, Spring 005 Final Exam Page FINAL EXAMINATION SOLUTIONS (Average score = 89/00) Problem (0 points This problem is required) A comparator consists of an amplifier cascaded with a latch as shown below.
More informationSwitched-Capacitor Circuits David Johns and Ken Martin University of Toronto
Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) University of Toronto 1 of 60 Basic Building Blocks Opamps Ideal opamps usually
More information( ) 2. 1) Bode plots/transfer functions. a. Draw magnitude and phase bode plots for the transfer function
ECSE CP7 olution Spring 5 ) Bode plot/tranfer function a. Draw magnitude and phae bode plot for the tranfer function H( ). ( ) ( E4) In your magnitude plot, indicate correction at the pole and zero. Step
More informationToday. 1/25/11 Physics 262 Lecture 2 Filters. Active Components and Filters. Homework. Lab 2 this week
/5/ Physics 6 Lecture Filters Today Basics: Analog versus Digital; Passive versus Active Basic concepts and types of filters Passband, Stopband, Cut-off, Slope, Knee, Decibels, and Bode plots Active Components
More informationMultistage Amplifier Frequency Response
Multistage Amplifier Frequency Response * Summary of frequency response of single-stages: CE/CS: suffers from Miller effect CC/CD: wideband -- see Section 0.5 CB/CG: wideband -- see Section 0.6 (wideband
More informationELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1
Electronic Systems C3 3/05/2009 Politecnico di Torino ICT school Lesson C3 ELECTONIC SYSTEMS C OPEATIONAL AMPLIFIES C.3 Op Amp circuits» Application examples» Analysis of amplifier circuits» Single and
More informationPhysics 6B. Practice Final Solutions
Physics 6B Practice Final Solutions . Two speakers placed 4m apart produce sound waves with frequency 45Hz. A listener is standing m in front of the left speaker. Describe the sound that he hears. Assume
More informationESE319 Introduction to Microelectronics. Feedback Basics
Feedback Basics Stability Feedback concept Feedback in emitter follower One-pole feedback and root locus Frequency dependent feedback and root locus Gain and phase margins Conditions for closed loop stability
More informationLecture 17 Date:
Lecture 17 Date: 27.10.2016 Feedback and Properties, Types of Feedback Amplifier Stability Gain and Phase Margin Modification Elements of Feedback System: (a) The feed forward amplifier [H(s)] ; (b) A
More informationLECTURE 130 COMPENSATION OF OP AMPS-II (READING: GHLM , AH )
Lecture 30 Compensation of Op AmpsII (/26/04) Page 30 LECTURE 30 COMPENSATION OF OP AMPSII (READING: GHLM 638652, AH 260269) INTRODUCTION The objective of this presentation is to continue the ideas of
More informationOperational amplifiers (Op amps)
Operational amplifiers (Op amps) Recall the basic two-port model for an amplifier. It has three components: input resistance, Ri, output resistance, Ro, and the voltage gain, A. v R o R i v d Av d v Also
More informationCompensator Design to Improve Transient Performance Using Root Locus
1 Compensator Design to Improve Transient Performance Using Root Locus Prof. Guy Beale Electrical and Computer Engineering Department George Mason University Fairfax, Virginia Correspondence concerning
More informationSingle-Time-Constant (STC) Circuits This lecture is given as a background that will be needed to determine the frequency response of the amplifiers.
Single-Time-Constant (STC) Circuits This lecture is given as a background that will be needed to determine the frequency response of the amplifiers. Objectives To analyze and understand STC circuits with
More informationECE137B Final Exam. Wednesday 6/8/2016, 7:30-10:30PM.
ECE137B Final Exam Wednesday 6/8/2016, 7:30-10:30PM. There are7 problems on this exam and you have 3 hours There are pages 1-32 in the exam: please make sure all are there. Do not open this exam until
More information1/13/12 V DS. I d V GS. C ox ( = f (V GS ,V DS ,V SB = I D. + i d + I ΔV + I ΔV BS V BS. 19 January 2012
/3/ 9 January 0 Study the linear model of MOS transistor around an operating point." MOS in saturation: V GS >V th and V S >V GS -V th " VGS vi - I d = I i d VS I d = µ n ( L V V γ Φ V Φ GS th0 F SB F
More informationECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION
ECE-343 Test 2: Mar 21, 2012 6:00-8:00, Closed Book Name : SOLUTION 1. (25 pts) (a) Draw a circuit diagram for a differential amplifier designed under the following constraints: Use only BJTs. (You may
More informationDC and AC Impedance of Reactive Elements
3/6/20 D and A Impedance of Reactive Elements /6 D and A Impedance of Reactive Elements Now, recall from EES 2 the complex impedances of our basic circuit elements: ZR = R Z = jω ZL = jωl For a D signal
More informationAlternating Current Circuits. Home Work Solutions
Chapter 21 Alternating Current Circuits. Home Work s 21.1 Problem 21.11 What is the time constant of the circuit in Figure (21.19). 10 Ω 10 Ω 5.0 Ω 2.0µF 2.0µF 2.0µF 3.0µF Figure 21.19: Given: The circuit
More informationLecture 46 Bode Plots of Transfer Functions:II A. Low Q Approximation for Two Poles w o
Lecture 46 Bode Plots of Transfer Functions:II A. Low Q Approximation for Two Poles w o ----------- ----------- w L =Q - w o πf o w h =Qw o w L ~ RC w h w L f(l) w h f(c) B. Construction from T(s) Asymptotes
More informationUse of a Notch Filter in a Tuned Mode for LISA.
Use of a Notch Filter in a Tuned Mode for LISA. Giorgio Fontana September 00 Abstract. During interferometric measurements the proof mass must be free from any controlling force within a given observation
More informationSolution: K m = R 1 = 10. From the original circuit, Z L1 = jωl 1 = j10 Ω. For the scaled circuit, L 1 = jk m ωl 1 = j10 10 = j100 Ω, Z L
Problem 9.9 Circuit (b) in Fig. P9.9 is a scaled version of circuit (a). The scaling process may have involved magnitude or frequency scaling, or both simultaneously. If R = kω gets scaled to R = kω, supply
More informationSECTION 2: BLOCK DIAGRAMS & SIGNAL FLOW GRAPHS
SECTION 2: BLOCK DIAGRAMS & SIGNAL FLOW GRAPHS MAE 4421 Control of Aerospace & Mechanical Systems 2 Block Diagram Manipulation Block Diagrams 3 In the introductory section we saw examples of block diagrams
More informationLecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier. December 1, 2005
6.02 Microelectronic Devices and Circuits Fall 2005 Lecture 23 Lecture 23 Frequency Response of Amplifiers (I) Common Source Amplifier December, 2005 Contents:. Introduction 2. Intrinsic frequency response
More informationMICROELECTRONIC CIRCUIT DESIGN Second Edition
MICROELECTRONIC CIRCUIT DESIGN Second Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 10/23/06 Chapter 1 1.3 1.52 years, 5.06 years 1.5 2.00 years, 6.65 years 1.8 113
More informationCHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE
CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE To understand Decibels, log scale, general frequency considerations of an amplifier. low frequency analysis - Bode plot low frequency response BJT amplifier Miller
More informationChapter 6 Frequency response of circuits. Stability
Chapter 6 Frequency response of circuits. Stability 6.. The frequency response of elementary functions 6... The frequency bandwidth 6... The frequency bandwidth /A/(dB ) A 0 3dB min max 6... The frequency
More informationCHAPTER 5 DC AND AC BRIDGE
5. Introduction HAPTE 5 D AND A BIDGE Bridge circuits, which are instruments for making comparison measurements, are widely used to measure resistance, inductance, capacitance, and impedance. Bridge circuits
More informationIII. The STM-8 Loop - Work in progress
III. The STM-8 Loop - Work in progress This contains the loop functions for a velocity input. The interaction between, forward gain, feedback function, loop gain and transfer function are well displayed.
More informationR. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder
. W. Erickson Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder 8.1.7. The low-q approximation Given a second-order denominator polynomial, of the form G(s)= 1
More informationLecture 400 Discrete-Time Comparators (4/8/02) Page 400-1
Lecture 400 DiscreteTime omparators (4/8/02) Page 4001 LETURE 400 DISRETETIME OMPARATORS (LATHES) (READING: AH 475483) Objective The objective of this presentation is: 1.) Illustrate discretetime comparators
More informationSecond-order filters. EE 230 second-order filters 1
Second-order filters Second order filters: Have second order polynomials in the denominator of the transfer function, and can have zeroth-, first-, or second-order polynomials in the numerator. Use two
More informationLecture 090 Multiple Stage Frequency Response - I (1/17/02) Page 090-1
Lecture 9 Multiple Stage Frequency esponse I (/7/2) Page 9 LECTUE 9 MULTIPLESTAGE FEQUENCY ESPONSE I (EADING: GHLM 56527) Objective The objective of this presentation is:.) Develop methods for the frequency
More informationHomework Assignment 09
Homework Assignment 09 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =
More informationHomework Assignment 08
Homework Assignment 08 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. Give one phrase/sentence that describes the primary advantage of an active load. Answer: Large effective resistance
More information2 nd Order PLL Design and Analysis
nd Order PLL Design and Analysis S REF Phase Detector Σ K f Loop Filter VCO K V s R C Loop Divider Fig. : nd Order PLL with Current-Mode Phase Detector useful functions and identities Units Constants Table
More information8.1.6 Quadratic pole response: resonance
8.1.6 Quadratic pole response: resonance Example G(s)= v (s) v 1 (s) = 1 1+s L R + s LC L + Second-order denominator, of the form 1+a 1 s + a s v 1 (s) + C R Two-pole low-pass filter example v (s) with
More informationEE 508 Lecture 4. Filter Concepts/Terminology Basic Properties of Electrical Circuits
EE 58 Lecture 4 Filter Concepts/Terminology Basic Properties of Electrical Circuits Review from Last Time Filter Design Process Establish Specifications - possibly T D (s) or H D (z) - magnitude and phase
More informationIntroducing Negative Feedback with an Integrator as the Central Element
Introducing Negative Feedback with an Integrator as the Central Element 2012 International Symposium on Circuits and Systems Seoul, Korea Nagendra Krishnapura Department of Electrical Engineering Indian
More informationYet More On Decoupling, Part 5 When Harry Regulator Met Sally Op-Amp Kendall Castor-Perry
Page 1 of 8 Yet More On Decoupling, Part 5 When Harry Regulator Met Sally Op-Amp Kendall Castor-Perry This article was published on EDN: http://www.edn.com/design/powermanagement/4415318/why-bypass-caps-make-a-difference---part-5--supply-impedanceand-op-amp-interaction
More informationEE221 - Practice for the Midterm Exam
EE1 - Practice for the Midterm Exam 1. Consider this circuit and corresponding plot of the inductor current: Determine the values of L, R 1 and R : L = H, R 1 = Ω and R = Ω. Hint: Use the plot to determine
More informationStability of Operational amplifiers
Stability o Operational ampliiers Willy Sansen KULeuven, ESAT-MICAS Leuven, Belgium willy.sansen@esat.kuleuven.be Willy Sansen 0-05 05 Table o contents Use o operational ampliiers Stability o 2-stage opamp
More informationPower Management Circuits and Systems. Basic Concepts: Amplifiers and Feedback. Jose Silva-Martinez
Power Management Circuits and Systems Basic Concepts: Amplifiers and Feedback Jose Silva-Martinez Department of Electrical & Computer Engineering Texas A&M University January 2, 209 Non-Inverting Amplifier
More informationStudio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.
Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.2 pp. 232-242 Two-stage op-amp Analysis Strategy Recognize
More informationAssignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.
Page 1 of 3 ELEC 312: ELECTRONICS II : ASSIGNMENT-3 Department of Electrical and Computer Engineering Winter 2012 1. A common-emitter amplifier that can be represented by the following equivalent circuit,
More information55:041 Electronic Circuits The University of Iowa Fall Final Exam
Final Exam Name: Score Max: 135 Question 1 (1 point unless otherwise noted) a. What is the maximum theoretical efficiency for a class-b amplifier? Answer: 78% b. The abbreviation/term ESR is often encountered
More informationESE319 Introduction to Microelectronics Bode Plot Review High Frequency BJT Model
Bode Plot Review High Frequency BJT Model 1 Logarithmic Frequency Response Plots (Bode Plots) Generic form of frequency response rational polynomial, where we substitute jω for s: H s=k sm a m 1 s m 1
More informationSinusoidal Response of RLC Circuits
Sinusoidal Response of RLC Circuits Series RL circuit Series RC circuit Series RLC circuit Parallel RL circuit Parallel RC circuit R-L Series Circuit R-L Series Circuit R-L Series Circuit Instantaneous
More informationE40M. Op Amps. M. Horowitz, J. Plummer, R. Howe 1
E40M Op Amps M. Horowitz, J. Plummer, R. Howe 1 Reading A&L: Chapter 15, pp. 863-866. Reader, Chapter 8 Noninverting Amp http://www.electronics-tutorials.ws/opamp/opamp_3.html Inverting Amp http://www.electronics-tutorials.ws/opamp/opamp_2.html
More informationLecture 320 Improved Open-Loop Comparators and Latches (3/28/10) Page 320-1
Lecture 32 Improved OpenLoop Comparators and es (3/28/1) Page 321 LECTURE 32 IMPROVED OPENLOOP COMPARATORS AND LATCHES LECTURE ORGANIZATION Outline Autozeroing Hysteresis Simple es Summary CMOS Analog
More informationChapter 11 AC and DC Equivalent Circuit Modeling of the Discontinuous Conduction Mode
Chapter 11 AC and DC Equivalent Circuit Modeling of the Discontinuous Conduction Mode Introduction 11.1. DCM Averaged Switch Model 11.2. Small-Signal AC Modeling of the DCM Switch Network 11.3. High-Frequency
More information1 (20 pts) Nyquist Exercise
EE C128 / ME134 Problem Set 6 Solution Fall 2011 1 (20 pts) Nyquist Exercise Consider a close loop system with unity feedback. For each G(s), hand sketch the Nyquist diagram, determine Z = P N, algebraically
More informationEMC Considerations for DC Power Design
EMC Considerations for DC Power Design Tzong-Lin Wu, Ph.D. Department of Electrical Engineering National Sun Yat-sen University Power Bus Noise below 5MHz 1 Power Bus Noise below 5MHz (Solution) Add Bulk
More informationENGR-4300 Spring 2009 Test 2. Name: SOLUTION. Section: 1(MR 8:00) 2(TF 2:00) 3(MR 6:00) (circle one) Question I (20 points): Question II (20 points):
ENGR43 Test 2 Spring 29 ENGR43 Spring 29 Test 2 Name: SOLUTION Section: 1(MR 8:) 2(TF 2:) 3(MR 6:) (circle one) Question I (2 points): Question II (2 points): Question III (17 points): Question IV (2 points):
More informationDepartment of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam Solutions
Electrical Engineering 42/00 Summer 202 Instructor: Tony Dear Department of Electrical Engineering and omputer Sciences University of alifornia, Berkeley Final Exam Solutions. Diodes Have apacitance?!?!
More information3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti
Inverter with active load It is the simplest gain stage. The dc gain is given by the slope of the transfer characteristics. Small signal analysis C = C gs + C gs,ov C 2 = C gd + C gd,ov + C 3 = C db +
More informationUNIVERSITÀ DEGLI STUDI DI CATANIA. Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo
UNIVERSITÀ DEGLI STUDI DI CATANIA DIPARTIMENTO DI INGEGNERIA ELETTRICA, ELETTRONICA E DEI SISTEMI Dottorato di Ricerca in Ingegneria Elettronica, Automatica e del Controllo di Sistemi Complessi, XXII ciclo
More informationHomework 7 - Solutions
Homework 7 - Solutions Note: This homework is worth a total of 48 points. 1. Compensators (9 points) For a unity feedback system given below, with G(s) = K s(s + 5)(s + 11) do the following: (c) Find the
More informationSingle Phase Parallel AC Circuits
Single Phase Parallel AC Circuits 1 Single Phase Parallel A.C. Circuits (Much of this material has come from Electrical & Electronic Principles & Technology by John Bird) n parallel a.c. circuits similar
More information6.2 INTRODUCTION TO OP AMPS
Introduction to Op Amps (7/17/00) Page 1 6.2 INTRODUCTION TO OP AMPS INTRODUCTION Objective The objective of this presentation is: 1.) Characterize the operational amplifier 2.) Illustrate the analysis
More informationAdvanced Current Mirrors and Opamps
Advanced Current Mirrors and Opamps David Johns and Ken Martin (johns@eecg.toronto.edu) (martin@eecg.toronto.edu) slide 1 of 26 Wide-Swing Current Mirrors I bias I V I in out out = I in V W L bias ------------
More informationAdvanced Analog Integrated Circuits. Operational Transconductance Amplifier II Multi-Stage Designs
Advanced Analog Integrated Circuits Operational Transconductance Amplifier II Multi-Stage Designs Bernhard E. Boser University of California, Berkeley boser@eecs.berkeley.edu Copyright 2016 by Bernhard
More informationSophomore Physics Laboratory (PH005/105)
CALIFORNIA INSTITUTE OF TECHNOLOGY PHYSICS MATHEMATICS AND ASTRONOMY DIVISION Sophomore Physics Laboratory (PH5/15) Analog Electronics Active Filters Copyright c Virgínio de Oliveira Sannibale, 23 (Revision
More informationEE C128 / ME C134 Fall 2014 HW 9 Solutions. HW 9 Solutions. 10(s + 3) s(s + 2)(s + 5) G(s) =
1. Pole Placement Given the following open-loop plant, HW 9 Solutions G(s) = 1(s + 3) s(s + 2)(s + 5) design the state-variable feedback controller u = Kx + r, where K = [k 1 k 2 k 3 ] is the feedback
More information