Non-standard geometry scaling effects
|
|
- Tamsin Brooks
- 5 years ago
- Views:
Transcription
1 Non-standard geometry scaling effects S. Lehmann 1), M. Schröter 1),2), J. Krause 1), A. Pawlak 1) 1) Chair for Electron Devices and Integr. Circuits, Univ. of Technol. Dresden, Germany 2) ECE Dept., University of California San Diego, La Jolla, CA, USA HICUM Workshop, Heilbronn (Germany), 12./13. June 26 SL, MS 1
2 Outline Motivation for investigations profile Variations of the reference profile Results for electrical characteristics and FOMs (f T, I-V,...) Summary SL, MS 2
3 Motivation for investigation Designer s goal Modeller s goal Circuit optimization Device characterization Find optimal device Compact models for as many as possible devices and device configurations Measure a few devices Extract specific parameters Apply scaling equations! Measurements of some advanced process technologies show deviations w.r.t. conventional scaling equations. SL, MS 3
4 Motivation for investigation measurements of scaling of collector current symbols... measurements lines... linear regression measurements of scaling of breakdown voltage BV CE A E SL, MS 4
5 profile profile based on SIMS measurements (in the following => Standard): Non-selective epitaxy (Ge-profile lateral constant) Doping of the internal transistor is laterally constant Simulated emitter widths: b E =[ ]µm Field oxide E.5.1 B log( D ), N122C128 E D [cm -3 ] 1e+2 1e+19 1e+18 B C x [μm] e+17 1e+16 1e y [μm] x [µm] y [µm].3.35 => obeys standard scaling rules SL, MS 5
6 profile 1e e+2 1e+19 cutline at y=.4µm D [cm -3 ] 1e+18 1e e+16 1e+15 internal SIMS cutline at y=.µm Baselink SIMS internal DEVICE Baselink DEVICE Ge SIMS.5 Ge DEVICE x [µm].1 SL, MS 6
7 profile Gummel plot Transit frequency =V =V I C /A E b E b E =.25μm b E =.45μm 1 3 b =.65μm E b E =1.5μm b =1.45μm E V BE [V] f T [GHz] b E =.25μm b E =.45μm b E =.65μm b E =1.5μm b E =1.45μm I C /A E b E SL, MS 7
8 Depthvar1:.5 s E = Δb.2 Depthvar2:.5 s E = Δb Variations of the reference profile/1 Variations of doping with emitter width (b E,nom =.65µm): Base-emitter junction depth SIC width increases increases/decreases with emitter width with emitter width (Depthvar1/Depthvar2) (SICvar1) (b E,nom +Δb)/2 2/3x b E,nom /2 je 1/3x je Contour at D=cm 3 E x je,nom x je,nom *s E Sicvar1: with s E as Depthvar b SIC b SIC *s E (b E +Δb)/2 Doping along intersection line at depth x=.5μm b E /2 intersection at depth x=.5µm x [μm] y [μm] D [cm -3 ] D [cm 3 ] 1 17 b E.1.2 y [µm] SL, MS 8
9 conventional edge Variations of the reference profile/2 Increased edge doping due to fast poly edge diffusion (Polyvar) (b E <b E,nom ) (b E,nom ) (b E >b E,nom ) Non-standard lateral doping Transient enhanced diffusion (TEDvar) (b E <b E,nom ) (b E,nom ) TED edge (b E >b E,nom ) modified edge E log( D ), N122D conventional edge E log( D ), N122D x [μm] x [μm] y [μm] y [μm] 14 SL, MS 9
10 Results - Transit frequencies Large influence on transit frequencies for Depthvar1 and Depthvar2 For small emitter width Polyvar shows the same behavior as Depthvar2 (smaller neutral base width, higher doping at BE junction => larger BE junction capacitance) For small emitter width TEDvar shows the reverse effect as Polyvar (wider neutral base width, lower doping at BE junction => smaller BE junction capacitance) For larger emitter width the variations of the edge doping (Polyvar, TEDvar) show decreased deviations w.r.t. reference profile =V, b E =.25μm =V, b E =1.45μm f T [GHz] Depthvar1 Depthvar2 TEDvar Polyvar Sicvar1 Sicvar2 Sicvar3 f T [GHz] Depthvar1 Depthvar2 TEDvar Polyvar Sicvar1 Sicvar2 Sicvar3 x je w B C je x je w B C je I C /A E I C /A E SL, MS 1
11 Results - Collector current I C /A E 1.55 x Standard method for perimeter-area separation Polyvar and Sicvar1 still show linear scaling behavior Depthvar1 w B =V, V BE =.65V I C /A E 1.8 x Depthvar2 w B =V, V BE =.65V I C /A E P E /A E [1/μm] 1.55 x TEDvar =V, V BE =.65V w B 1.1 P /A [1/μm] E E I C /A E P /A [1/μm] E E 1.8 x 1 3 Polyvar slope ~I Cp =V, V BE =.65V 1.1 P E /A E [1/μm] SL, MS 11
12 I B /A E 4.2 x Results - Base current Standard method for perimeter-area component separation Sicvar1, Polyvar and TEDvar show linear behavior (with varying peripheral component) 3.75 P E /A E [1/μm] 1 x Depthvar1 TEDvar =V, V BE =.65V w E =V, V BE =.65V v ce =3*1 5 cm/s I B /A E 4.2 x Depthvar2 =V, V BE =.65V 3.75 P E /A E [1/μm] 4.8 x w E Polyvar =V, V BE =.65V I B /A E slope ~I Bp I B /A E slope ~I Bp P /A [1/μm] E E 3.6 P /A [1/μm] E E SL, MS 12
13 Results - Low-current forward charge Q f /A E [fc/μm 2 ] Depthvar1 Depthvar2 TEDvar Polyvar Sicvar1 determined at V BE =.75V.8 P E /A E [1/μm] Q f = τ f I C, Sicvar as well as Polyvar, TEDvar: the larger devices deviate from linear scaling slightly Depthvar1 (increasing junction depth with regard to emitter width) shows significantly more nonlinear scaling behavior than Depthvar2 SL, MS 13
14 Results - Junction capacitances C je /A E [ff/μm 2 ] Depthvar1 V BE =.2V x je N BE 7 x je N BE 6.5 C je /A E [ff/μm 2 ] Depthvar2 V BE =.2V P /A [1/μm] E E P /A [1/μm] E E TEDvar V BE =.2V Polyvar V BE =.2V C je /A E [ff/μm 2 ] x je w B N BE C je /A E [ff/μm 2 ] N BEp P E /A E [1/μm] 5.5 P /A [1/μm] E E SL, MS 14
15 Results - Junction capacitances C jc = C jci A SIC + C jcx A BCx = C jci A SIC + C jcx d BCx P BCx Use of the correct dimensions for and would shift P=>P A SIC A BCx.9.88 Sicvar1 =.2V P b SIC d BCx.86 P C jc /A SIC [ff/μm 2 ] A SIC A E P P BCx.74 P P BC,eff /A SIC SL, MS 15
16 Tetrode simulations Symmetric structure as shown below has been simulated Voltage difference of +1mV between base contact B1 and B2. V B2 V B1 R = with. ( = + )/2 2r + r b E l Bx SBi E = 1μm I B1 I B2 l E I B1 B1 E N122C128 B2 I B2 x x [μm] y [μm] C 2 SL, MS 16
17 Results - Tetrode simulations Relevant deviations with respect to linear scaling are found only for Depthvar => direct influence of the varying neutral base width For very small emitter width a deviation of Polyvar is expected due to the same reason =V Depthvar1 Depthvar2 TEDvar x je w B Polyvar Sicvar1 x je w B R [kω] b [μm] E SL, MS 17
18 Results - BV CE For Depthvar, Sicvar, Polyvar only slight deviations in BV CE are observed TEDvar shows a significant higher BV CE and a dependence on emitter width determined at V BE =.55V I B Depthvar1 Depthvar2 TEDvar Polyvar Sicvar1 B VCE [V] b E measured example V CB b E [μm] SL, MS 18
19 Summary Variation of base-emitter junction depth with emitter width shows a large deviation with respect to conventional scaling => in dependence of occurence of similar measurements a modification of existing scaling equations has to be considered depending on observed measurement trends Some deviations with respect to conventional scaling occur only at small emitter width or or influence but even the peripheral components (e.g. Polyvar, in parts TEDvar) Evaluation of measured curves can allow conclusions regarding lateral doping profile (e.g. BV CE => TEDvar) Reason for deviation from conventional scaling for the forward charge Q f for large devices has to be investigated Develop preprocessor to include non-standard scaling behavior in scalable model parameter generation 19
Regional Approach Methods for SiGe HBT compact modeling
Regional Approach Methods for SiGe HBT compact modeling M. Schroter 1),2) and H. Tran 2) 1) ECE Dept., University of California San Diego, La Jolla, CA, USA 2) Chair for Electron Devices and Integr. Circuits,
More informationAccurate transit time determination and. transfer current parameter extraction
Accurate transit time determination and transfer current parameter extraction T. Rosenbaum, A. Pawlak, J. Krause, M. Schröter Chair for Electron Devices and Integrated Circuits (CEDIC) University of Technology
More informationWorking Group Bipolar (Tr..)
Department of Electrical Engineering and Information Technology Institute of Circuits and Systems Chair for Electron Devices and Integrated Circuits Working Group Bipolar (Tr..) I T parameter extraction
More informationHICUM Parameter Extraction Methodology for a Single Transistor Geometry
HICUM Parameter Extraction Methodology for a Single Transistor Geometry D. Berger, D. Céli, M. Schröter 2, M. Malorny 2, T. Zimmer 3, B. Ardouin 3 STMicroelectronics,, France 2 Chair for Electron Devices
More informationSemiconductor Device Simulation
motivation and target applications compact model development under conditions relevant for circuit design development of test structures and measurement methods (fast) predicting device performance and
More informationCharge-storage related parameter calculation for Si and SiGe bipolar transistors from device simulation
Charge-storage related parameter calculation for Si and SiGe bipolar transistors from device simulation M. Schroter ),) and H. Tran ) ) ECE Dept., University of California San Diego, La Jolla, CA, USA
More informationModeling high-speed SiGe-HBTs with HICUM/L2 v2.31
Modeling high-speed SiGe-HBTs with HICUM/L2 v2.31 A. Pawlak, M. Schroter, A. Mukherjee, J. Krause Chair for Electron Devices and Integrated Circuits (CEDIC) Technische Universität Dresden, Germany pawlak@iee.et.tu-dresden.de,
More informationBreakdown mechanisms in advanced SiGe HBTs: scaling and TCAD calibration
Breakdown mechanisms in advanced SiGe HBTs: scaling and TCAD calibration T. Rosenbaum 1,2,3, D. Céli 1, M. Schröter 2, C. Maneux 3 Bipolar ArbeitsKreis Unterpremstätten, Austria, November 6, 2015 1 STMicroelectronics,
More informationStatus of HICUM/L2 Model
Status of HICUM/L2 Model A. Pawlak 1), M. Schröter 1),2), A. Mukherjee 1) 1) CEDIC, University of Technology Dresden, Germany 2) Dept. of Electrical and Computer Engin., University of Calif. at San Diego,
More information2 nd International HICUM user s meeting
2 nd International HICUM user s meeting Monterey, September 22 D. Berger, D. Céli, T. Burdeau STMicroelectronics,, France esults HICUM status in ST Implementation of HICUM model equation in an in-house
More informationInvestigation of New Bipolar Geometry Scaling Laws
Investigation of New Bipolar Geometry Scaling Laws D. CELI 20 th Bipolar Arbeitskreis Munich, October 2007 Purpose Robust and high-performance RF circuit design need optimization of transistors. Therefore
More informationNonlinear distortion in mm-wave SiGe HBTs: modeling and measurements
Nonlinear distortion in mm-wave SiGe HBTs: modeling and measurements P. Sakalas $,#, A. Pawlak $, M. Schroter $ $ CEDIC, Technische Universität Dresden, Mommsenstrasse 13, Germany # FRLab. Semiconductor
More informationDevice Physics: The Bipolar Transistor
Monolithic Amplifier Circuits: Device Physics: The Bipolar Transistor Chapter 4 Jón Tómas Guðmundsson tumi@hi.is 2. Week Fall 2010 1 Introduction In analog design the transistors are not simply switches
More informationHICUM / L2. A geometry scalable physics-based compact bipolar. transistor model
HICUM HICUM / L2 A geometry scalable physics-based compact bipolar transistor model M. Schroter, A. Pawlak, A. Mukherjee Documentation of model version 2.32 August, 2013 M. Schroter 16/5/14 1 HICUM List
More informationAbout Modeling the Reverse Early Effect in HICUM Level 0
About Modeling the Reverse Early Effect in HICUM Level 0 6 th European HICUM Workshop, June 12-13, 2006, Heilbronn Didier CELI, STMicroelectronics 1/21 D. Céli Purpose According to the bipolar models,
More informationHICUM release status and development update L2 and L0
HICUM release status and development update L2 and L0 M. Schröter, A. Pawlak 17th HICUM Workshop Munich, Germany May 29th, 2017 Contents HICUM/L2 in a nutshell Release of HICUM/L2 version 2.4.0 Strong
More informationMethodology for Bipolar Model Parameter Extraction. Tzung-Yin Lee and Michael Schröter February 5, TYL/MS 2/5/99, Page 1/34
Methodology for Bipolar Model Parameter Extraction Tzung-Yin Lee and Michael Schröter February 5, 1999 TYL/MS 2/5/99, Page 1/34 Outline General Remarks Brief overview of TRADICA Parameter extraction flowchart
More informationA Novel Method for Transit Time Parameter Extraction. Taking into Account the Coupling Between DC and AC Characteristics
A Novel Method for Transit Time Parameter Extraction Taking into Account the Coupling Between DC and AC Characteristics Dominique BEGE and Didier CELI STMicroelectronics, 850, rue jean Monnet F-38926 Cedex
More informationLecture 38 - Bipolar Junction Transistor (cont.) May 9, 2007
6.72J/3.43J - Integrated Microelectronic Devices - Spring 27 Lecture 38-1 Lecture 38 - Bipolar Junction Transistor (cont.) May 9, 27 Contents: 1. Non-ideal effects in BJT in FAR Reading material: del Alamo,
More informationECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)
ECE-342 Test 2 Solutions, Nov 4, 2008 6:00-8:00pm, Closed Book (one page of notes allowed) Please use the following physical constants in your calculations: Boltzmann s Constant: Electron Charge: Free
More informationTCAD setup for an advanced SiGe HBT technology applied to the HS, MV and HV transistor versions
TCAD setup for an advanced SiGe HBT technology applied to the HS, MV and HV transistor versions T. Rosenbaum 1,2,3, D. Céli 1, M. Schröter 2, C. Maneux 3 Bipolar ArbeitsKreis München, Germany, November
More informationELEC 3908, Physical Electronics, Lecture 19. BJT Base Resistance and Small Signal Modelling
ELEC 3908, Physical Electronics, Lecture 19 BJT Base Resistance and Small Signal Modelling Lecture Outline Lecture 17 derived static (dc) injection model to predict dc currents from terminal voltages This
More informationLecture 210 Physical Aspects of ICs (12/15/01) Page 210-1
Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1 LECTURE 210 PHYSICAL ASPECTS OF ICs (READING: Text-Sec. 2.5, 2.6, 2.8) INTRODUCTION Objective Illustrate the physical aspects of integrated circuits
More informationUNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences
UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences EE 105: Microelectronic Devices and Circuits Spring 2008 MIDTERM EXAMINATION #1 Time
More informationGEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering
NAME: GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering ECE 4430 First Exam Closed Book and Notes Fall 2002 September 27, 2002 General Instructions: 1. Write on one side of
More informationForward-Active Terminal Currents
Forward-Active Terminal Currents Collector current: (electron diffusion current density) x (emitter area) diff J n AE qd n n po A E V E V th ------------------------------ e W (why minus sign? is by def.
More informationfigure shows a pnp transistor biased to operate in the active mode
Lecture 10b EE-215 Electronic Devices and Circuits Asst Prof Muhammad Anis Chaudhary BJT: Device Structure and Physical Operation The pnp Transistor figure shows a pnp transistor biased to operate in the
More informationELEC 3908, Physical Electronics, Lecture 18. The Early Effect, Breakdown and Self-Heating
ELEC 3908, Physical Electronics, Lecture 18 The Early Effect, Breakdown and Self-Heating Lecture Outline Previous 2 lectures analyzed fundamental static (dc) carrier transport in the bipolar transistor
More informationThermal Capacitance cth its Determination and Influence on Transistor and Circuit Performance
Thermal Capacitance cth its Determination and Influence on Transistor and Circuit Performance Gerhard G. Fischer IHP Im Technologiepark 25 15236 Frankfurt (Oder) Germany IHP Im Technologiepark 25 15236
More informationLecture 27: Introduction to Bipolar Transistors
NCN www.nanohub.org ECE606: Solid State Devices Lecture 27: Introduction to ipolar Transistors Muhammad Ashraful Alam alam@purdue.edu Alam ECE 606 S09 1 ackground E C E C ase! Point contact Germanium transistor
More informationMMIX4B12N300 V CES = 3000V. = 11A V CE(sat) 3.2V. High Voltage, High Gain BIMOSFET TM Monolithic Bipolar MOS Transistor
High Voltage, High Gain BIMOSFET TM Monolithic Bipolar MOS Transistor Preliminary Technical Information V CES = 3V 11 = 11A V CE(sat) 3.2V C1 C2 (Electrically Isolated Tab) G1 E1C3 G2 E2C G3 G E3E C1 C2
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationBEOL-investigation on selfheating and SOA of SiGe HBT
BEOL-investigation on selfheating and SOA of SiGe HBT Rosario D Esposito, Sebastien Fregonese, Thomas Zimmer To cite this version: Rosario D Esposito, Sebastien Fregonese, Thomas Zimmer. BEOL-investigation
More informationMMIX4B22N300 V CES. = 3000V = 22A V CE(sat) 2.7V I C90
Advance Technical Information High Voltage, High Gain BIMOSFET TM Monolithic Bipolar MOS Transistor (Electrically Isolated Tab) C G EC3 Symbol Test Conditions Maximum Ratings G3 C2 G2 E2C V CES = 25 C
More informationDISCRETE SEMICONDUCTORS DATA SHEET. BFR106 NPN 5 GHz wideband transistor. Product specification File under Discrete Semiconductors, SC14
DISCRETE SEMICONDUCTORS DATA SHEET File under Discrete Semiconductors, SC14 September 1995 DESCRIPTION PINNING NPN silicon planar epitaxial transistor in a plastic SOT3 envelope. It is primarily intended
More informationDidier CELI, 22 nd Bipolar Arbeitskreis, Würzburg, October 2009
HICUM/L0 v1.2: Application to Millimeter Wave Devices Didier CELI, 22 nd Bipolar Arbeitskreis, Würzburg, October 2009 Outline Purpose ariation of reverse Early effect with the evolution of technologies
More informationand V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )
ECE 4420 Spring 2005 Page 1 FINAL EXAMINATION NAME SCORE /100 Problem 1O 2 3 4 5 6 7 Sum Points INSTRUCTIONS: This exam is closed book. You are permitted four sheets of notes (three of which are your sheets
More informationDigital Integrated CircuitDesign
Digital Integrated CircuitDesign Lecture 5a Bipolar Transistor Dep. Region Neutral Base n(0) b B C n b0 P C0 P e0 P C xn 0 xp 0 x n(w) b W B Adib Abrishamifar EE Department IUST Contents Bipolar Transistor
More informationTransistor's self-und mutual heating and its impact on circuit performance
Transistor's self-und mutual heating and its impact on circuit performance M. Weiß, S. Fregonese, C. Maneux, T. Zimmer 26 th BipAk, 15 November 2013, Frankfurt Oder, Germany Outline 1. Motivation. Research
More informationSemiconductor Physics Problems 2015
Semiconductor Physics Problems 2015 Page and figure numbers refer to Semiconductor Devices Physics and Technology, 3rd edition, by SM Sze and M-K Lee 1. The purest semiconductor crystals it is possible
More informationMP6901 MP6901. High Power Switching Applications. Hammer Drive, Pulse Motor Drive and Inductive Load Switching. Maximum Ratings (Ta = 25 C)
TOSHIBA Power Transistor Module Silicon Epitaxial Type (Darlington power transistor in ) High Power Switching Applications. Hammer Drive, Pulse Motor Drive and Inductive Load Switching. Industrial Applications
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationCHAPTER.4: Transistor at low frequencies
CHAPTER.4: Transistor at low frequencies Introduction Amplification in the AC domain BJT transistor modeling The re Transistor Model The Hybrid equivalent Model Introduction There are three models commonly
More informationA new transit time extraction algorithm based on matrix deembedding techniques
27 A new transit time extraction algorithm based on matrix deembedding techniques C. Raya, N. Kauffmann, D. Celi, T. Zimmer State of art Method Result Introduction T F importance: - T F physical information
More informationCLASS 3&4. BJT currents, parameters and circuit configurations
CLASS 3&4 BJT currents, parameters and circuit configurations I E =I Ep +I En I C =I Cp +I Cn I B =I BB +I En -I Cn I BB =I Ep -I Cp I E = I B + I C I En = current produced by the electrons injected from
More informationFigure 1 Basic epitaxial planar structure of NPN. Figure 2 The 3 regions of NPN (left) and PNP (right) type of transistors
Figure 1 Basic epitaxial planar structure of NPN Figure 2 The 3 regions of NPN (left) and PNP (right) type of transistors Lecture Notes: 2304154 Physics and Electronics Lecture 6 (2 nd Half), Year: 2007
More informationMod. Sim. Dyn. Sys. Amplifiers page 1
AMPLIFIERS A circuit containing only capacitors, amplifiers (transistors) and resistors may resonate. A circuit containing only capacitors and resistors may not. Why does amplification permit resonance
More informationBipolar Junction Transistor (BJT) - Introduction
Bipolar Junction Transistor (BJT) - Introduction It was found in 1948 at the Bell Telephone Laboratories. It is a three terminal device and has three semiconductor regions. It can be used in signal amplification
More informationBipolar junction transistors
Bipolar junction transistors Find parameters of te BJT in CE configuration at BQ 40 µa and CBQ V. nput caracteristic B / µa 40 0 00 80 60 40 0 0 0, 0,5 0,3 0,35 0,4 BE / V Output caracteristics C / ma
More informationParameter Test condition Symbol Value Unit Junction ambient 1) R thja 300 K/W
Silicon NPN Planar RF Transistor Features High power gain Low noise figure Lead (Pb)-free component Component in accordance to RoHS 00/95/EC and WEEE 00/96/EC e E B C Applications RF amplifier up to GHz
More informationBFQ65. Silicon NPN Planar RF Transistor. Applications. Features. Absolute Maximum Ratings. Maximum Thermal Resistance
Silicon NPN Planar R Transistor Applications R-amplifier up to GHz range specially for wide band antenna amplifier. Electrostatic sensitive device. Observe precautions for handling. eatures High power
More informationTEMPERATURE DEPENDENCE SIMULATION OF THE EMISSION COEFFICIENT VIA EMITTER CAPACITANCE
TEMPERATURE DEPENDENCE SIMULATION OF THE EMISSION COEFFICIENT VIA EMITTER CAPACITANCE R. AMADOR, A. NAGY, M. ALVAREZ, A. POLANCO CENTRO DE INVESTIGACIONES EN MICROELECTRÓNICA, CIUDAD HABANA 10800, CUBA,
More informationT C MEASURED POINT G1 E1 E2 G2 W - (4 PLACES) G2 E2 E1 G1
CMDU-3KA Powerex, Inc., Hillis Street, Youngwood, Pennsylvania 15697-1 (7) 95-77 Dual IGBTMOD KA-Series Module Amperes/17 Volts B F A G T C MEASURED POINT M C L T - ( TYP.) N R Z CE1 E C1 C E AA S - (3
More informationParameter Test Conditions Symbol Value Unit Junction ambient on glass fibre printed board (40 x 25 x 1.5) mm 3 plated with 35m Cu
Silicon NPN Planar RF Transistor BFR96TS Electrostatic sensitive device. Observe precautions for handling. Applications RF amplifier up to GHz range specially for wide band antenna amplifier. Features
More informationInsulated Gate Bipolar Transistor (IGBT)
BUK856-8A GENERAL DESCRIPTION QUICK REFERENCE DATA Fast-switching N-channel insulated SYMBOL PARAMETER MAX. UNIT gate bipolar power transistor in a plastic envelope. V CE Collector-emitter voltage 8 V
More informationCapacitors Diodes Transistors. PC200 Lectures. Terry Sturtevant. Wilfrid Laurier University. June 4, 2009
Wilfrid Laurier University June 4, 2009 Capacitor an electronic device which consists of two conductive plates separated by an insulator Capacitor an electronic device which consists of two conductive
More informationRF amplifier up to GHz range specially for wide band antenna amplifier.
Silicon NPN Planar RF Transistor BFR91 Electrostatic sensitive device. Observe precautions for handling. Applications RF amplifier up to GHz range specially for wide band antenna amplifier. Features High
More informationCM200EXS-24S. Chopper IGBT NX-Series Module 200 Amperes/1200 Volts
CM2EXS-24S Powerex, Inc., 173 Pavilion Lane, Youngwood, Pennsylvania 15697 (724) 925-7272 www.pwrx.com Chopper IGBT NX-Series Module 2 Amperes/12 Volts A D K F G J E H J S T U 6 5 4 3 M 7 2 L N AL (4 PLACES)
More informationParameter Test Conditions Symbol Value Unit Junction ambient on glass fibre printed board (25 x 20 x 1.5) mm 3 R thja 450 K/W plated with 35m Cu
Silicon NPN Planar RF Transistor BFR92 Electrostatic sensitive device. Observe precautions for handling. Applications RF amplifier up to GHz range specially for wide band antenna amplifier. Features High
More informationRF amplifier up to GHz range specially for wide band antenna amplifier.
Silicon NPN Planar RF Transistor BFR91A Electrostatic sensitive device. Observe precautions for handling. Applications RF amplifier up to GHz range specially for wide band antenna amplifier. Features High
More informationDATA SHEET. BFG31 PNP 5 GHz wideband transistor DISCRETE SEMICONDUCTORS Sep 12
DISCRETE SEMICONDUCTORS DATA SHEET Supersedes data of November 199 File under Discrete Semiconductors, SC14 1995 Sep 1 FEATURES High output voltage capability High gain bandwidth product Good thermal stability
More informationInvestigation of Ge content in the BC transition region with respect to transit frequency
Investigation of Ge content in the BC transition region with respect to transit frequency P.M. Mans (1),(2), S. Jouan (1), A. Pakfar (1), S. Fregonese (2), F. Brossard (1), A. Perrotin (1), C. Maneux (2),
More informationThe Devices. Jan M. Rabaey
The Devices Jan M. Rabaey Goal of this chapter Present intuitive understanding of device operation Introduction of basic device equations Introduction of models for manual analysis Introduction of models
More informationR. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6
R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition Figures for Chapter 6 Free electron Conduction band Hole W g W C Forbidden Band or Bandgap W V Electron energy Hole Valence
More informationECE-305: Spring 2018 Final Exam Review
C-305: Spring 2018 Final xam Review Pierret, Semiconductor Device Fundamentals (SDF) Chapters 10 and 11 (pp. 371-385, 389-403) Professor Peter Bermel lectrical and Computer ngineering Purdue University,
More informationBANDGAP ENGINEERING: GRADED BASE INTRODUCTION
Enhancing the Device Performance of III-V Based Bipolar Transistors C. R. Lutz 1, P. M. Deluca 1, K. S. Stevens 1, B. E. Landini 1, R. E. Welser 1, R. J. Welty 2, P. M. Asbeck 2 1 Kopin Corporation, 695
More informationSTGWA40HP65FB2. Trench gate field-stop, 650 V, 40 A, high-speed HB2 series IGBT in a TO-247 long leads package. Datasheet. Features.
Datasheet Trench gate field-stop, 65 V, 4 A, high-speed HB2 series IGBT in a TO-247 long leads package Features Maximum junction temperature : T J = 175 C Low V CE(sat) = 1.55 V(typ.) @ I C = 4 A Co-packaged
More informationDISCRETE SEMICONDUCTORS DATA SHEET. BFS520 NPN 9 GHz wideband transistor. Product specification File under Discrete Semiconductors, SC14
DISCRETE SEMICONDUCTORS DATA SHEET BFS File under Discrete Semiconductors, SC4 September 99 BFS FEATURES High power gain Low noise figure High transition frequency Gold metallization ensures excellent
More informationBiasing the CE Amplifier
Biasing the CE Amplifier Graphical approach: plot I C as a function of the DC base-emitter voltage (note: normally plot vs. base current, so we must return to Ebers-Moll): I C I S e V BE V th I S e V th
More information6.012 Electronic Devices and Circuits
Page 1 of 1 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.12 Electronic Devices and Circuits Exam No. 1 Wednesday, October 7, 29 7:3 to 9:3
More informationLecture 29: BJT Design (II)
NCN www.nanohub.org C606: Solid State Devices Lecture 9: JT Design () Muhammad Ashraful Alam alam@purdue.edu Alam C 606 S09 1 Outline 1) Problems of classical transistor ) Poly Si emitter 3) Short base
More informationBFS17/BFS17R/BFS17W. Silicon NPN Planar RF Transistor. Vishay Telefunken. Applications. Features
Silicon NPN Planar RF Transistor BFS17/BFS17R/BFS17W Electrostatic sensitive device. Observe precautions for handling. Applications For broadband amplifiers up to 1 GHz. Features High power gain SMD-package
More informationIntroduction to Transistors. Semiconductors Diodes Transistors
Introduction to Transistors Semiconductors Diodes Transistors 1 Semiconductors Typical semiconductors, like silicon and germanium, have four valence electrons which form atomic bonds with neighboring atoms
More informationL K K K K P P1 N GU EU GV EV GW EW GU GVGW GB E LABEL H H
Three Phase Converter + Three Phase Inverter + Brake A ( PLACES) G J L L L P P1 N GU EU GV EV GW EW GU GVGW GB E Q C R D LABEL D U B R S T S V 3 MAIN TERMINAL X P P1 Outline Drawing and Circuit Diagram
More informationUniversity of Pittsburgh
University of Pittsburgh Experiment #8 Lab Report The Bipolar Junction Transistor: Characteristics and Models Submission Date: 11/6/2017 Instructors: Dr. Minhee Yun John Erickson Yanhao Du Submitted By:
More informationBipolar Junction Transistors: Solving Ebers-Moll Problems
C 305: Fall 016 ipolar Junction Transistors: Solving bers-moll Problems Professor Peter ermel lectrical and Computer ngineering Purdue University, West Lafayette, N USA pbermel@purdue.edu Pierret, Semiconductor
More informationMod. Sim. Dyn. Sys. Amplifiers page 1
AMPLIFIERS A circuit containing only capacitors, amplifiers (transistors) and resistors may resonate. A circuit containing only capacitors and resistors may not. Why does amplification permit resonance
More informationIXBK55N300 IXBX55N300
High Voltage, High Gain BiMOSFET TM Monolithic Bipolar MOS Transistor IXBK55N3 IXBX55N3 V CES = 3V 11 = 55A V CE(sat) 3.2V TO-264 (IXBK) Symbol Test Conditions Maximum Ratings V CES = 25 C to 15 C 3 V
More informationBJT Biasing Cont. & Small Signal Model
BJT Biasing Cont. & Small Signal Model Conservative Bias Design (1/3, 1/3, 1/3 Rule) Bias Design Example Small-Signal BJT Models Small-Signal Analysis 1 Emitter Feedback Bias Design R B R C V CC R 1 R
More informationAutomotive-grade 400 V internally clamped IGBT E SCIS 320 mj
STGB25N40LZAG, STGD25N40LZAG Datasheet Automotive-grade 400 V internally clamped IGBT E SCIS 320 mj Features TAB D 2 PAK 2 1 3 TAB 2 1 DPAK 3 AEC-Q101 qualified SCIS energy of 320 mj @ T J = 25 C Parts
More informationECE 497 JS Lecture - 12 Device Technologies
ECE 497 JS Lecture - 12 Device Technologies Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 NMOS Transistor 2 ρ Source channel charge density
More informationDETAIL "A" #110 TAB (8 PLACES) X (4 PLACES) Y (3 PLACES) TH1 TH2 F O 1 F O 2 DETAIL "A"
MG6Q2YS6A Powerex, Inc., 2 E. Hillis Street, Youngwood, Pennsylvania 15697-1 (72) 925-7272 Compact IGBT Series Module 6 Amperes/ olts A D H J K DETAIL "A" C2E1 E2 C1 B E F W M F Outline Drawing and Circuit
More informationDATA SHEET. BFQ225 NPN video transistor DISCRETE SEMICONDUCTORS Sep 04
DISCRETE SEMICONDUCTORS DATA SHEET Supersedes data of 1996 July 18 File under Discrete Semiconductors, SC5 1996 Sep 4 APPLICATIONS Primarily intended for cascode output and buffer stages in high resolution
More informationCOMPLEMENTARY NPN/PNP TRANSISTOR
SEMICONDUCTOR DATA SHEET COMPLEMENTARY NPN/PNP TRANSISTOR FEATURES Complementary Pair One 3904-Type NPN, One 3906-Type PNP Epitaxial Planar Die Construction Ideal for Low Power Amplification and Switching
More informationDATA SHEET. BFQ226 NPN video transistor DISCRETE SEMICONDUCTORS Sep 04
DISCRETE SEMICONDUCTORS DATA SHEET Supersedes data of 1996 July 18 File under Discrete Semiconductors, SC5 1996 Sep 4 APPLICATIONS Primarily intended for cascode output and buffer stages in high resolution
More informationGeneral Purpose Transistors
General Purpose Transistors NPN and PNP Silicon These transistors are designed for general purpose amplifier applications. They are housed in the SOT 33/SC which is designed for low power surface mount
More informationFeatures. Description. Table 1. Device summary. Order code Marking Packages Packing. STGD19N40LZ GD19N40LZ DPAK Tape and reel
Automotive-grade 390 V internally clamped IGBT E SCIS 180 mj Features Datasheet - production data TAB DPAK 1 3 AEC-Q101 qualified 180 mj of avalanche energy @ T C = 150 C, L = 3 mh ESD gate-emitter protection
More informationIXBX50N360HV. = 3600V = 50A V CE(sat) 2.9V. BiMOSFET TM Monolithic Bipolar MOS Transistor High Voltage, High Frequency. Advance Technical Information
BiMOSFET TM Monolithic Bipolar MOS Transistor High Voltage, High Frequency Advance Technical Information S = 3V = A (sat) 2.9V Symbol Test Conditions Maximum Ratings S = 25 C to C 3 V V CGR = 25 C to C,
More informationDATA SHEET. BC556; BC557 PNP general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Mar 27.
DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D186 Supersedes data of 1997 Mar 27 FEATURES Low current (max. 100 ma) Low voltage (max. 65 V). APPLICATIONS General purpose switching and amplification.
More informationSpring Semester 2012 Final Exam
Spring Semester 2012 Final Exam Note: Show your work, underline results, and always show units. Official exam time: 2.0 hours; an extension of at least 1.0 hour will be granted to anyone. Materials parameters
More informationType Marking Pin Configuration Package BCX42 DKs 1 = B 2 = E 3 = C SOT23. Maximum Ratings Parameter Symbol Value Unit Collector-emitter voltage V CEO
PNP Silicon AF and Switching Transistor For general AF applications High breakdown voltage Low collectoremitter saturation voltage Complementary type: BCX4 (NPN) Pbfree (RoHS compliant) package Qualified
More informationChapter 2 - DC Biasing - BJTs
Objectives Chapter 2 - DC Biasing - BJTs To Understand: Concept of Operating point and stability Analyzing Various biasing circuits and their comparison with respect to stability BJT A Review Invented
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits
EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 21: Bipolar Junction Transistor Administrative Midterm Th 6:30-8pm in Sibley Auditorium Covering everything
More informationSolid State Electronics. Final Examination
The University of Toledo EECS:4400/5400/7400 Solid State Electronic Section elssf08fs.fm - 1 Solid State Electronics Final Examination Problems Points 1. 1. 14 3. 14 Total 40 Was the exam fair? yes no
More informationCM1000DUC-34SA. Mega Power Dual IGBT 1000 Amperes/1700 Volts
CM1DUC-34SA Powerex, Inc., 173 Pavilion Lane, Youngwood, Pennsylvania 15697 (724) 925-7272 www.pwrx.com 1 Amperes/17 Volts A P D (8 PLACES) G U H H N S L K C2 C2E1 C1 W X J F BB G2 E2 E1 G1 Y C B Z E CC
More informationPb-free (RoHS compliant) package Qualified according AEC Q101 C1 (2) Type Marking Pin Configuration Package BCV62A BCV62B BCV62C 2 = C1 2 = C1 2 = C1
PNP Silicon Double Transistor To be used as a current mirror Good thermal coupling and V BE matching High current gain Low collector-emitter saturation voltage 1 2 Pb-free (RoHS compliant) package Qualified
More informationmith College Computer Science CSC270 Spring 16 Circuits and Systems Lecture Notes Week 3 Dominique Thiébaut
mith College Computer Science CSC270 Spring 16 Circuits and Systems Lecture Notes Week 3 Dominique Thiébaut dthiebaut@smith.edu Crash Course in Electricity and Electronics Zero Physics background expected!
More informationIXBK55N300 IXBX55N300
High Voltage, High Gain BiMOSFET TM Monolithic Bipolar MOS Transistor V CES = V 11 = 55A V CE(sat) 3.2V TO-264 (IXBK) Symbol Test Conditions Maximum Ratings V CES = 25 C to 15 C V V CGR = 25 C to 15 C,
More informationIXBT24N170 IXBH24N170
High Voltage, High Gain BIMOSFET TM Monolithic Bipolar MOS Transistor IXBT24N17 IXBH24N17 S 11 = 1 = 24A (sat) 2. TO-26 (IXBT) Symbol Test Conditions Maximum Ratings S = 25 C to 15 C 17 V V CGR = 25 C
More information