Lecture 17 Field-Effect Transistors 2
|
|
- Brenda Mason
- 5 years ago
- Views:
Transcription
1 Lecture 17 Field-Effect Transistors chroder: Chapters, 4, 6 1/57 Announcements Homework 4/6: Is online now. ue Monday May 1st at 10:00am. I will return it the following Monday (8 th May). Homework 5/6: It will be online later today. This one will be a little different, and will basically be a data analysis exercise. It will still carry the same weight (7.5% of overall grade). ue Monday May 8th at 10:00am. I will return it the following Monday (4 th June). /57 1
2 Other ources of Information It turns out that the information on FETs in chroder is not well organized. It is spread across multiple chapters. There are some other good sources of information on this subject if you are interested: Review Articles: Books: Course ECE599 Thin Film Electronics, John Labram, Fall /57 Lecture 17 The Gradual Channel Approximation. Evaluating Field-Effect Mobility. 4/57
3 The Gradual Channel Approximation 5/57 Modelling FETs There is only one main model for describing FETs: The Gradual Channel Approximation. It is used throughout semiconductor research and industry. It does not depend on device architecture, geometry or semiconductor material type (generally). It is used to extract parameters of interest from current-voltage characteristics. We are going to derive it from first principles. We will derive the model for an n-type FET, but as usual the theory is general. 6/57 3
4 Valence Band Conduction Band 5/18/018 Charge Injection Let s take a look at our FET again. We ground our source electrode. This acts as our source of charge carriers. First let us consider what happens when we apply a positive gate voltage ( ). emiconductor ielectric Metal (Gate) + 7/57 Charge Injection Last time we saw that carriers will be injected. emiconductor ource If the energy offsets are correct ource e - E emiconductor ielectric + Metal e 8/57 4
5 Charge Injection Initially charges will accumulate under the injecting electrode (source). But these carriers will be repelled, making space for more carriers. Eventually uniform charge will accumulate across the interface. 9/57 emiconductor ielectric Metal (Gate) + As a first approximation, the electrode overlap area doesn t matter. Capacitance We can identify this situation as a capacitor. If we know the capacitance of the dielectric, C (we can measure or calculate this), then we can determine the charge accumulated (Q ) for a certain : emiconductor ielectric Metal (Gate) + Q = C The next slide explains why we use a prime (`) 10/57 5
6 Capacitance / Area Because it makes more sense when comparing devices of different size, we instead will talk about charge per unit area (Q = Q ΤA), and capacitance per unit area (C ox = CΤA): Q = C ox Q has units of C/cm. C ox has units of F/cm. emiconductor ielectric Metal (Gate) + 11/57 Trapped Charge Recall that for capacitors, a lot of charge is not mobile. ome injected charge will fill traps and be immobile. ome already-trapped charge will be released and become mobile. Also, the semiconductor, dielectric, and the interface may be not be electrically neutral at. ± ± ± ± emiconductor ± ± ± ± ielectric Metal (Gate) + ± ± ± 1/57 6
7 Threshold Voltage We are interested in the density of mobile charges at the interface. I.e. those that are capable of transport and representative of device operation. We define the mobile charge per unit area as Q mob. As with the flatband voltage in MO capacitors, trapped charge will shift voltage characteristics. We can quantify this voltage offset by a threshold voltage: V T And then say: Q = C ox Q mob = C ox V T 13/57 Applied rain Voltage Q mob = C ox V T This equation is valid for an FET with no applied drain bias (since it is basically a capacitor). However when a bias is applied, there is a clearly a variation in charge density as a function of position. ielectric Metal (Gate) V 14/57 7
8 Applied rain Voltage V V x x ielectric Metal(Gate) We can account for the application of a drain voltage by adding an extra voltage term (V x ) to our equation for mobile charge density: Q mob x = C ox V T V x 15/57 Applied rain Voltage Now lets take a topdown look at our FET: efine our semiconducting channel to have a length L and a width W (sometimes called Z) W We assume that W L and hence can neglect edge effects. At x = 0, V 0 = 0 (it is at the source terminal). At L = 0, V L = V (it is at the drain terminal). L x 16/57 8
9 Channel Conductivity Q mob x = C ox V T V x This tells us the charge density changes as a function of position in the channel (x). Therefore the conductivity of the channel must also depend on position: σ = σ x. For a sample with a homogenous distribution of carriers, we would evaluate conductivity as a function of charge density using the expression: conductivity Magnitude of fundamental unit of charge σ = e μ e n + μ h p mobility Carrier density 17/57 Channel Conductivity σ = e μ e n + μ h p For an n-type sample this would simplify to σ = eμn We drop the subscript and say μ e = μ Let s take another look at our channel. For now, we say the thickness is : L L W W 18/57 9
10 plit up the Channel in x But we know the carrier density is not uniform. L L W W Instead of considering L, we can instead consider a very small slice of the channel, of length δx. We will make the approximation that in this slice the charge distribution is uniform. As δx 0, this becomes a valid assumption δx 19/57 Channel Conductivity Consider carrier density in this strip of the channel: W δx ay this is now valid: σ x = eμn x If n is the carrier density, let N be the number of carriers. Therefore in a volume V: N x N x n x = = V Wδx Put back into conductivity: eμn x σ x = Wδx 0/57 10
11 Channel Conductivity We identify en x as total charge: Q mob x = en x x σ x = μq mob Wδx We also have an equation for -dimensional charge density as a function of position: Q mob x = C ox V T V x We can write -dimensional charge density (Q mob ) in terms of total charge (Q mob ) x Q mob x = Q mob Wδx Q mob x = Q mob x Wδx 1/57 Channel Conductivity ubstitute Q mob x into our equation for σ x σ x = μq mob x Wδx Wδx σ x = μq mob x Use our equation for resistivity / conductance from Lecture : resistivity resistor length ρ = RA L resistance resistor crosssectional area L /57 A 11
12 Channel Resistance In our system we identify the crosssectional area as: W. Identify length as δx. σ = 1 ρ = δx RW δr = W δx σ x W Note: We use δr because we are talking about a small part of the channel, rather than the resistance (R) of the whole channel. ubstitute in σ x : δx δx δr = δr = μq mob x W μq mob x W 3/57 δx Channel Resistance δr = δx μq mob x W Now consider what happens to the change in resistance as δx 0: dx dr = μq mob x W We can use the differential form of Ohm s law to describe the current arising from changes in resistance with respect changes in voltage: I = dv dr 4/57 1
13 ource rain Current We call the current flowing in our device the sourcedrain current. Often this is shortened to drain current, labelled: I. I = dv dr dr = dx μq mob x W Combine these two differential equations: I = dv dx μq mob x W ubstitute in our equation for Q mob x : I = dv dx μc ox V T V x W 5/57 ource rain Current I = dv dx μc ox V T V x eparate the differentials: W I dx = μc ox V T V x WdV Which we can evaluate by integration:? න? I dx = න?? μc ox V T V x We just need to chose the limits. WdV 6/57 13
14 Channel Integral Look at our whole channel again: L V V x x V 0 = 0 V L = V We need to integrate over the whole channel. o we need to integrate from x = 0 (where V x =0) to x = L (where V x = V ). 7/57 ource rain Current Put in these limits: L න 0 I dx = න 0 V μcox V T V x Current does not vary with position, so: WdV L න I dx = I x L 0 = I L 0 = I L 0 Hence we can say: I = W V L μc ox න VG V T V x dv 0 8/57 14
15 ource rain Current I = W V L μc ox න VG V T V x dv 0 and V T are just constants. o: I = W L μc ox V V T V V V 0 I = W L μc ox V V T V V I = W L μc ox V T V V 9/57 Evaluating Field-Effect Mobility 30/57 15
16 ource rain Current The master equation of the gradual channel approximation is: I = W L μc ox V T V V This can be used to approximate charge carrier mobility from current-voltage characteristics. In Lecture 10 we talked about why mobility it is important: witching speed. Amplification. 31/57 Mobility in Research A large motivation for a lot of work in emerging electronics is to improve charge carrier mobility. chlom et. al. Nature Materials 9, (010) Labram et. al. mall 11, 547 (015) 3/57 16
17 Warning Recently there has been some controversy over reported mobilities in the literature. A number of groups are reporting inaccurate (too high) mobilities. Either using gradual channel approximation (GCA) incorrectly. Or applying it to situations when the assumptions we made are not valid /57 Output Characteristics There are two main ways in which mobility is extracted from IV characteristics. In the linear regime linear mobility (μ lin ). In saturation regime saturation mobility (μ sat ). Recall what output curves look like: I aturation regime I ( A) aturation 0 V V (V) P-type transistor Linear 34/57 17
18 ource-rain Current (I ) 5/18/018 Output Characteristics Recall, this is due to the channel being pinched-off. E ielectric Metal (Gate) E ielectric Metal (Gate) E ielectric Metal (Gate) I I I V V V 35/57 Linear Regime Recall, for the device to have ~linear characteristics we require the field pointing ~down very small V. E ielectric Metal (Gate) V rain Voltage (V ) 36/57 18
19 Linear Regime We consider the FET in the linear regime when: V V T We can use this to say: V T V V Apply this approximation to the GCA Equation: I = W L μ linc ox V T V μ lin denotes this is only valid in the linear regime. 37/57 Linear Regime We actually tend to evaluate μ from transfer characteristics, rather than output characteristics. This is because it turns out we don t need to know V T. I = W L μ linc ox V T V I (A) Transfer 10-3 V = 100V (V) V = 10V I ( A) Output = 5V to 80V V (V) 38/57 19
20 Linear Regime The way this is usual done is by numerically differentiating the transfer curve. Recall that the transfer curve is I plotted against : I = W L μ linc ox V T V I (A) 10-3 V = 100V (V) V = 10V di = W d L μ L di linc ox V μ lin = WC ox V d 39/57 Linear Mobility μ lin = L WC ox V di d Notice, we don t need to know V T now. We just need to know the channel dimensions (length and width), and the dielectric capacitance. These are normally very easy to determine. It is important to emphasize that this is only valid in the linear regime. Hence only if: V V T 40/57 0
21 Numerical ifferentiation You are all familiar with differentiating mathematical functions: y x = x Numerical differentiation is important to FET mobility analysis. And also many other techniques. If you have experimental data of I vs, how do you determine di d? dy dx = x But the concept of differentiating real data may be new to some of you. 41/57 Numerical ifferentiation When going from analytical functions to real data, we have to consider derivatives as difference equations: dy dx y x Where y and x are now finite steps. To find the derivative at a data point i we need to consider adjacent points i 1 and i + 1. y y The point we are interested in. i 1 x i + 1 y x = y i+1 y i 1 x i+1 x i 1 i erivatives for the end points are not defined 4/57 x 1
22 Linear Example ata Here is what some real data looks like differentiated: I (A) (V) V = 10V di /d (A/V) (V) V = 10V 43/57 Linear Mobility di /d (A/V) (V) V = 10V The rest of the parameters are known: V, L, W, C ox. In the linear regime we can only consider data where V V T. Normally some average is taken in the correct part of the curve. Here: di d A/V μ lin = L WC ox V di d 44/57
23 ource-rain Current (I ) 5/18/018 aturation Regime Recall, if V is very large we get saturation behavior. E ielectric Metal (Gate) V rain Voltage (V ) 45/57 aturation Regime V V x V 0 = 0 V L = V After pinch-off (saturation), a depletion region forms by the drain electrode. Here there are very few carriers, and this region is very resistive. Pinch-off occurs when V = V T. 46/57 3
24 aturation Regime V V x = V T Constant As the source-drain voltage is increased further the pinch-off point moves towards the source electrode and the depletion region will increase in size. The voltage drop between the source and the pinchoff point will remain constant at V x = V T. 47/57 aturation Regime V V x = V T V ( V T ) The additional voltage applied is dropped across the high-resistance depletion zone. ince carriers are only present in the left part of the channel, this is the effective device. The device behaves as if V = ( V T ) = constant. 48/57 4
25 aturation Regime We consider the FET in the saturation regime when: V V T The device behaves as if the voltage is constant at: V = V T Apply this approximation to the GCA Equation: I = W L μ satc ox V T μ sat denotes this is only valid in the saturation regime. 49/57 aturation Regime Notice we now have I. I = W L μ satc ox V T o we can t just differentiate the function as we did for the linear mobility V = 100V It turns out we have options to get mobility. I (A) (V) V = 10V Approach 1 Take square root of I and differentiate that. Approach ifferentiate I twice. 50/57 5
26 Approach 1 Take square root: I = W L μ satc ox V T I = V T W L μ satc ox Now take 1 st derivative: d I = W d L μ satc ox 51/57 Approach 1 quare both sides: d I = W d L μ satc ox d d I = W L μ satc ox μ sat = L WC ox d I d 5/57 6
27 Approach Multiply out: I = W L μ satc ox V T I = W L μ satc ox V T V T Take 1 st derivative: I = W L μ satc ox V T + V T di d = W L μ satc ox V T 53/57 Approach di d = W L μ satc ox V T Take nd derivative: d I dv = W G L μ satc ox Re-arrange: d I d = W L μ satc ox μ sat = L WC ox d I d 54/57 7
28 aturation Example ata Here is what some real data looks like differentiated: I (A) (V) V = 100V d d I d I d (di 1//d ) (A/V ) (A /V ) d I /d (V) V = 100V V = 100V (V) 55/57 aturation Mobility (di 1//d ) (A/V ) (A /V ) d I /d (V) V = 100V V = 100V (V) Here we can only consider data where V V T. Extracting mobility from saturation can be a little bit more subjective than linear mobility. Normally we look at the curve where the device is on ( V T ), but also in saturation. 56/57 8
29 Next Time Final Lecture on FETs eries Resistance V G G VG R m (Ω) R B I R R ΔL L (μm) Threshold voltage I A few other parameters V T 57/57 9
Lecture 18 Field-Effect Transistors 3
Lecture 18 Field-Effect Transistors 3 Schroder: Chapters, 4, 6 1/38 Announcements Homework 4/6: Is online now. Due Today. I will return it next Wednesday (30 th May). Homework 5/6: It will be online later
More informationLecture 2 Thin Film Transistors
Lecture 2 Thin Film Transistors 1/60 Announcements Homework 1/4: Will be online after the Lecture on Tuesday October 2 nd. Total of 25 marks. Each homework contributes an equal weight. All homework contributes
More informationField-Effect (FET) transistors
Field-Effect (FET) transistors References: Barbow (Chapter 8), Rizzoni (chapters 8 & 9) In a field-effect transistor (FET), the width of a conducting channel in a semiconductor and, therefore, its current-carrying
More informationAnnouncements. EE105 - Fall 2005 Microelectronic Devices and Circuits. Lecture Material. MOS CV Curve. MOSFET Cross Section
Announcements EE0 - Fall 00 Microelectronic evices and Circuits ecture 7 Homework, due today Homework due net week ab this week Reading: Chapter MO Transistor ecture Material ast lecture iode currents
More informationMOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA
MOS Transistors Prof. Krishna Saraswat Department of Electrical Engineering S Stanford, CA 94305 saraswat@stanford.edu 1 1930: Patent on the Field-Effect Transistor! Julius Lilienfeld filed a patent describing
More informationElectronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi
Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi Module No. #05 Lecture No. #02 FETS and MOSFETS (contd.) In the previous lecture, we studied the working
More informationLecture 12: MOS Capacitors, transistors. Context
Lecture 12: MOS Capacitors, transistors Context In the last lecture, we discussed PN diodes, and the depletion layer into semiconductor surfaces. Small signal models In this lecture, we will apply those
More informationMOS Transistor. EE141-Fall 2007 Digital Integrated Circuits. Review: What is a Transistor? Announcements. Class Material
EE-Fall 7 igital Integrated Circuits MO Transistor Lecture MO Transistor Model Announcements Review: hat is a Transistor? Lab this week! Lab next week Homework # is due Thurs. Homework # due next Thurs.
More informationLecture 10 Charge Carrier Mobility
Lecture 10 Charge Carrier Mobility Schroder: Chapter 8 1/64 Announcements Homework 2/6: Is online now. Due Today. I will return it next monday (7 th May). Midterm Exam: Friday May 4 th at 10:00am in STAG113
More informationECE 342 Electronic Circuits. Lecture 6 MOS Transistors
ECE 342 Electronic Circuits Lecture 6 MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2
More informationECE315 / ECE515 Lecture-2 Date:
Lecture-2 Date: 04.08.2016 NMOS I/V Characteristics Discussion on I/V Characteristics MOSFET Second Order Effect NMOS I-V Characteristics ECE315 / ECE515 Gradual Channel Approximation: Cut-off Linear/Triode
More information6.012 Electronic Devices and Circuits
Page 1 of 10 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits Exam No. 2 Thursday, November 5, 2009 7:30 to
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 5: January 25, 2018 MOS Operating Regions, pt. 1 Lecture Outline! 3 Regions of operation for MOSFET " Subthreshold " Linear " Saturation!
More informationFIELD-EFFECT TRANSISTORS
FIEL-EFFECT TRANSISTORS 1 Semiconductor review 2 The MOS capacitor 2 The enhancement-type N-MOS transistor 3 I-V characteristics of enhancement MOSFETS 4 The output characteristic of the MOSFET in saturation
More informationMetal-oxide-semiconductor field effect transistors (2 lectures)
Metal-ide-semiconductor field effect transistors ( lectures) MOS physics (brief in book) Current-voltage characteristics - pinch-off / channel length modulation - weak inversion - velocity saturation -
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits
EE105 - Fall 2006 Microelectronic Devices and Circuits Prof. Jan M. Rabaey (jan@eecs) Lecture 7: MOS Transistor Some Administrative Issues Lab 2 this week Hw 2 due on We Hw 3 will be posted same day MIDTERM
More informationMOSFET: Introduction
E&CE 437 Integrated VLSI Systems MOS Transistor 1 of 30 MOSFET: Introduction Metal oxide semiconductor field effect transistor (MOSFET) or MOS is widely used for implementing digital designs Its major
More informationECE-305: Fall 2017 MOS Capacitors and Transistors
ECE-305: Fall 2017 MOS Capacitors and Transistors Pierret, Semiconductor Device Fundamentals (SDF) Chapters 15+16 (pp. 525-530, 563-599) Professor Peter Bermel Electrical and Computer Engineering Purdue
More informationMOSFET Physics: The Long Channel Approximation
MOSFET Physics: The ong Channel Approximation A basic n-channel MOSFET (Figure 1) consists of two heavily-doped n-type regions, the Source and Drain, that comprise the main terminals of the device. The
More informationEE105 - Fall 2005 Microelectronic Devices and Circuits
EE105 - Fall 005 Microelectronic Devices and Circuits ecture 7 MOS Transistor Announcements Homework 3, due today Homework 4 due next week ab this week Reading: Chapter 4 1 ecture Material ast lecture
More informationMOS CAPACITOR AND MOSFET
EE336 Semiconductor Devices 1 MOS CAPACITOR AND MOSFET Dr. Mohammed M. Farag Ideal MOS Capacitor Semiconductor Devices Physics and Technology Chapter 5 EE336 Semiconductor Devices 2 MOS Capacitor Structure
More informationFundamentals of the Metal Oxide Semiconductor Field-Effect Transistor
Triode Working FET Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor The characteristics of energy bands as a function of applied voltage. Surface inversion. The expression for the
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics t ti Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE105 Fall 2007
More informationSECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University
NAME: PUID: SECTION: Circle one: Alam Lundstrom ECE 305 Exam 5 SOLUTIONS: April 18, 2016 M A Alam and MS Lundstrom Purdue University This is a closed book exam You may use a calculator and the formula
More informationClass 05: Device Physics II
Topics: 1. Introduction 2. NFET Model and Cross Section with Parasitics 3. NFET as a Capacitor 4. Capacitance vs. Voltage Curves 5. NFET as a Capacitor - Band Diagrams at V=0 6. NFET as a Capacitor - Accumulation
More informationLecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:
Lecture 15: MOS Transistor models: Body effects, SPICE models Context In the last lecture, we discussed the modes of operation of a MOS FET: oltage controlled resistor model I- curve (Square-Law Model)
More informationLecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor
Lecture 15 OUTLINE MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor Electrostatics Charge vs. voltage characteristic Reading: Chapter 6.1 6.2.1 EE15 Spring 28 Lecture
More informationELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model
ELEC 3908, Physical Electronics, Lecture 23 The MOSFET Square Law Model Lecture Outline As with the diode and bipolar, have looked at basic structure of the MOSFET and now turn to derivation of a current
More informationIntegrated Circuits & Systems
Federal University of Santa Catarina Center for Technology Computer Science & Electronics Engineering Integrated Circuits & Systems INE 5442 Lecture 10 MOSFET part 1 guntzel@inf.ufsc.br ual-well Trench-Isolated
More informationMOS Transistor I-V Characteristics and Parasitics
ECEN454 Digital Integrated Circuit Design MOS Transistor I-V Characteristics and Parasitics ECEN 454 Facts about Transistors So far, we have treated transistors as ideal switches An ON transistor passes
More informationECE 340 Lecture 39 : MOS Capacitor II
ECE 340 Lecture 39 : MOS Capacitor II Class Outline: Effects of Real Surfaces Threshold Voltage MOS Capacitance-Voltage Analysis Things you should know when you leave Key Questions What are the effects
More informationMOS Capacitors ECE 2204
MOS apacitors EE 2204 Some lasses of Field Effect Transistors Metal-Oxide-Semiconductor Field Effect Transistor MOSFET, which will be the type that we will study in this course. Metal-Semiconductor Field
More informationFinal Examination EE 130 December 16, 1997 Time allotted: 180 minutes
Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes Problem 1: Semiconductor Fundamentals [30 points] A uniformly doped silicon sample of length 100µm and cross-sectional area 100µm 2
More informationECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University
NAME: PUID: : ECE 305 Exam 5 SOLUTIONS: April 17, 2015 Mark Lundstrom Purdue University This is a closed book exam. You may use a calculator and the formula sheet at the end of this exam. Following the
More informationECE606: Solid State Devices Lecture 22 MOScap Frequency Response MOSFET I-V Characteristics
EE66: olid tate evices Lecture 22 MOcap Frequency Response MOFET I- haracteristics erhard Klimeck gekco@purdue.edu. Background 2. mall signal capacitances 3. Large signal capacitance 4. Intermediate ummary
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More information02/07/2011. Dr Thomas Anthopoulos. Feature size down to 25 nm True nanoelectronics..!
Organic Thin-Film Transistors: Operating Principles and Applications OREA ummer chool - Crete 211 r Thomas Anthopoulos epartment of Physics and Centre for Plastic Electronics Imperial College London United
More informationElectronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices
Electronic Circuits 1 Transistor Devices Contents BJT and FET Characteristics Operations 1 What is a transistor? Three-terminal device whose voltage-current relationship is controlled by a third voltage
More informationLecture 04 Review of MOSFET
ECE 541/ME 541 Microelectronic Fabrication Techniques Lecture 04 Review of MOSFET Zheng Yang (ERF 3017, email: yangzhen@uic.edu) What is a Transistor? A Switch! An MOS Transistor V GS V T V GS S Ron D
More informationImportant! EE141- Fall 2002 Lecture 5. CMOS Inverter MOS Transistor Model
- Fall 00 Lecture 5 CMO Inverter MO Transistor Model Important! Lab 3 this week You must show up in one of the lab sessions this week If you don t show up you will be dropped from the class» Unless you
More informationEE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues
EE105 - Fall 006 Microelectronic evices and Circuits Prof. Jan M. Rabaey (jan@eecs Lecture 8: MOS Small Signal Model Some Administrative Issues REIEW Session Next Week Tu Sept 6 6:00-7:30pm; 060 alley
More informationTransistors - a primer
ransistors - a primer What is a transistor? Solid-state triode - three-terminal device, with voltage (or current) at third terminal used to control current between other two terminals. wo types: bipolar
More informationECE 342 Electronic Circuits. 3. MOS Transistors
ECE 342 Electronic Circuits 3. MOS Transistors Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jschutt@emlab.uiuc.edu 1 NMOS Transistor Typically L = 0.1 to 3 m, W = 0.2 to
More informationMOS Transistor Theory
MOS Transistor Theory So far, we have viewed a MOS transistor as an ideal switch (digital operation) Reality: less than ideal EE 261 Krish Chakrabarty 1 Introduction So far, we have treated transistors
More informationECE606: Solid State Devices Lecture 23 MOSFET I-V Characteristics MOSFET non-idealities
ECE66: Solid State evices Lecture 3 MOSFET I- Characteristics MOSFET non-idealities Gerhard Klimeck gekco@purdue.edu Outline 1) Square law/ simplified bulk charge theory ) elocity saturation in simplified
More informationLecture 3: CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V Characteristics Gate and Diffusion Capacitance 2 Introduction So far, we have treated transistors
More informationLecture 12: MOSFET Devices
Lecture 12: MOSFET Devices Gu-Yeon Wei Division of Engineering and Applied Sciences Harvard University guyeon@eecs.harvard.edu Wei 1 Overview Reading S&S: Chapter 5.1~5.4 Supplemental Reading Background
More informationLecture 5: CMOS Transistor Theory
Lecture 5: CMOS Transistor Theory Slides courtesy of Deming Chen Slides based on the initial set from David Harris CMOS VLSI Design Outline q q q q q q q Introduction MOS Capacitor nmos I-V Characteristics
More informationLecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOS Capacitor with External Bias
ESE 57: Digital Integrated Circuits and VLSI Fundamentals Lec 5: Januar 6, 17 MOS Operating Regions, pt. 1 Lecture Outline! 3 Regions of operation for MOSFET " Subthreshold " Linear " Saturation! Level
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 23, 2018 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2018 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationChapter 4 Field-Effect Transistors
Chapter 4 Field-Effect Transistors Microelectronic Circuit Design Richard C. Jaeger Travis N. Blalock 5/5/11 Chap 4-1 Chapter Goals Describe operation of MOSFETs. Define FET characteristics in operation
More informationEEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation
EEC 118 Lecture #2: MOSFET Structure and Basic Operation Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation Announcements Lab 1 this week, report due next week Bring
More informationLecture 4: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris, Harvey Mudd College Kartik Mohanram and Steven Levitan University of Pittsburgh Outline q Introduction q MOS Capacitor q
More information6.012 Electronic Devices and Circuits
Page 1 of 12 YOUR NAME Department of Electrical Engineering and Computer Science Massachusetts Institute of Technology 6.012 Electronic Devices and Circuits FINAL EXAMINATION Open book. Notes: 1. Unless
More informationLecture 22 Field-Effect Devices: The MOS Capacitor
Lecture 22 Field-Effect Devices: The MOS Capacitor F. Cerrina Electrical and Computer Engineering University of Wisconsin Madison Click here for link to F.C. homepage Spring 1999 0 Madison, 1999-II Topics
More informationExtensive reading materials on reserve, including
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals EE143 Ali Javey Bond Model of Electrons and Holes Si Si Si Si Si Si Si
More informationLecture 11: J-FET and MOSFET
ENE 311 Lecture 11: J-FET and MOSFET FETs vs. BJTs Similarities: Amplifiers Switching devices Impedance matching circuits Differences: FETs are voltage controlled devices. BJTs are current controlled devices.
More informationMOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.
INEL 6055 - Solid State Electronics ECE Dept. UPRM 20th March 2006 Definitions MOS Capacitor Isolated Metal, SiO 2, Si Threshold Voltage qφ m metal d vacuum level SiO qχ 2 E g /2 qφ F E C E i E F E v qφ
More informationMOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET. MOS Symbols and Characteristics. nmos Enhancement Transistor
MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET Calculation of t and Important 2 nd Order Effects SmallSignal Signal MOSFET Model Summary Material from: CMOS LSI Design By Weste
More informationESE 570: Digital Integrated Circuits and VLSI Fundamentals
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 29, 2019 MOS Transistor Theory, MOS Model Penn ESE 570 Spring 2019 Khanna Lecture Outline! CMOS Process Enhancements! Semiconductor
More informationLecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.)
Lecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.) Outline 1. Overview of MOS electrostatics under bias 2. Depletion regime 3. Flatband 4. Accumulation regime
More informationECEN474/704: (Analog) VLSI Circuit Design Spring 2018
ECEN474/704: (Analog) SI Circuit Design Spring 2018 ecture 2: MOS ransistor Modeling Sam Palermo Analog & Mixed-Signal Center exas A&M University Announcements If you haven t already, turn in your 0.18um
More informationLecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.)
Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.) Outline 1. The saturation region 2. Backgate characteristics Reading Assignment: Howe and Sodini, Chapter 4, Section 4.4 6.012 Spring 2009 Lecture
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Refinement. Last Time. No Field. Body Contact
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 6, 01 MOS Transistor Basics Today MOS Transistor Topology Threshold Operating Regions Resistive Saturation
More informationEE 330 Lecture 16. MOSFET Modeling CMOS Process Flow
EE 330 Lecture 16 MOFET Modeling CMO Process Flow Review from Last Lecture Limitations of Existing Models V V OUT V OUT V?? V IN V OUT V IN V IN V witch-level Models V imple square-law Model Logic ate
More informationIntroduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline
Introduction to MOS VLSI Design hapter : MOS Transistor Theory copyright@david Harris, 004 Updated by Li hen, 010 Outline Introduction MOS apacitor nmos IV haracteristics pmos IV haracteristics Gate and
More informationELEC 3908, Physical Electronics, Lecture 26. MOSFET Small Signal Modelling
ELEC 3908, Physical Electronics, Lecture 26 MOSFET Small Signal Modelling Lecture Outline MOSFET small signal behavior will be considered in the same way as for the diode and BJT Capacitances will be considered
More informationLong Channel MOS Transistors
Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended to Metal-Oxide-Semiconductor Field-Effect transistors (MOSFET) by considering the following structure:
More informationField effect = Induction of an electronic charge due to an electric field Example: Planar capacitor
JFETs AND MESFETs Introduction Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor Why would an FET made of a planar capacitor with two metal plates, as
More informationHW 5 posted due in two weeks Lab this week Midterm graded Project to be launched in week 7
HW 5 posted due in two weeks Lab this week Midterm graded Project to be launched in week 7 2 What do digital IC designers need to know? 5 EE4 EECS4 6 3 0< V GS - V T < V DS Pinch-off 7 For (V GS V T )
More informationSupporting information
Supporting information Design, Modeling and Fabrication of CVD Grown MoS 2 Circuits with E-Mode FETs for Large-Area Electronics Lili Yu 1*, Dina El-Damak 1*, Ujwal Radhakrishna 1, Xi Ling 1, Ahmad Zubair
More informationFIELD EFFECT TRANSISTORS:
Chapter 10 FIEL EFFECT TRANITOR: MOFET The following overview gures describe important issues related to the most important electronic device. NUMBER OF ACTIVE EVICE/CHIP MOORE' LAW Gordon Moore, co-founder
More informationLECTURE 3 MOSFETS II. MOS SCALING What is Scaling?
LECTURE 3 MOSFETS II Lecture 3 Goals* * Understand constant field and constant voltage scaling and their effects. Understand small geometry effects for MOS transistors and their implications modeling and
More information6.012 Electronic Devices and Circuits Spring 2005
6.012 Electronic Devices and Circuits Spring 2005 May 16, 2005 Final Exam (200 points) -OPEN BOOK- Problem NAME RECITATION TIME 1 2 3 4 5 Total General guidelines (please read carefully before starting):
More informationSemiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5
Semiconductor Devices C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5 Global leader in environmental and industrial measurement Wednesday 3.2. afternoon Tour around facilities & lecture
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 3, 018 MOS Transistor Theory, MOS Model Lecture Outline! CMOS Process Enhancements! Semiconductor Physics " Band gaps " Field Effects!
More informationECE321 Electronics I
ECE321 Electronics I Lecture 4: Physics of Semiconductor iodes Payman Zarkesh-Ha Office: ECE Bldg. 230B Office hours: Tuesday 2:00-3:00PM or by appointment E-mail: pzarkesh.unm.edu Slide: 1 Review of Last
More informationLecture 8 PN Junction and MOS Electrostatics (V) Electrostatics of Metal Oxide Semiconductor Structure (cont.) October 4, 2005
6.12 Microelectronic Devices and Circuits Fall 25 Lecture 8 1 Lecture 8 PN Junction and MOS Electrostatics (V) Electrostatics of Metal Oide Semiconductor Structure (cont.) Contents: October 4, 25 1. Overview
More informationThe Gradual Channel Approximation for the MOSFET:
6.01 - Electronic Devices and Circuits Fall 003 The Gradual Channel Approximation for the MOSFET: We are modeling the terminal characteristics of a MOSFET and thus want i D (v DS, v GS, v BS ), i B (v
More informationStudio 3 Review MOSFET as current source Small V DS : Resistor (value controlled by V GS ) Large V DS : Current source (value controlled by V GS )
Studio 3 Review MOSFET as current source Small V DS : Resistor (value controlled by V GS ) Large V DS : Current source (value controlled by V GS ) 1 Simulation Review: Circuit Fixed V GS, Sweep V DS I
More informationCharge Storage in the MOS Structure. The Inverted MOS Capacitor (V GB > V Tn )
The Inverted MO Capacitor (V > V Tn ) We consider the surface potential as Þxed (ÒpinnedÓ) at φ s,max = - φ p φ(x).5 V. V V ox Charge torage in the MO tructure Three regions of operation: Accumulation:
More informationClassification of Solids
Classification of Solids Classification by conductivity, which is related to the band structure: (Filled bands are shown dark; D(E) = Density of states) Class Electron Density Density of States D(E) Examples
More informationLecture 11: MOS Transistor
Lecture 11: MOS Transistor Prof. Niknejad Lecture Outline Review: MOS Capacitors Regions MOS Capacitors (3.8 3.9) CV Curve Threshold Voltage MOS Transistors (4.1 4.3): Overview Cross-section and layout
More information1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00
1 Name: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND Final Exam Physics 3000 December 11, 2012 Fall 2012 9:00-11:00 INSTRUCTIONS: 1. Answer all seven (7) questions.
More information! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.
ESE 570: Digital Integrated Circuits and VLSI Fundamentals Lec 4: January 9, 019 MOS Transistor Theory, MOS Model Lecture Outline CMOS Process Enhancements Semiconductor Physics Band gaps Field Effects
More informationSection 12: Intro to Devices
Section 12: Intro to Devices Extensive reading materials on reserve, including Robert F. Pierret, Semiconductor Device Fundamentals Bond Model of Electrons and Holes Si Si Si Si Si Si Si Si Si Silicon
More informationJFETs - MESFETs - MODFETs
Technische Universität raz Institute of Solid State Physics JFETs - MESFETs - MOFETs JFET n n-channel JFET S n-channel JFET x n 2 ( Vbi V) en S p-channel JFET 2 Pinch-off at h = x en n h Vp 2 V p = pinch-off
More informationLecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007
6.720J/3.43J - Integrated Microelectronic Devices - Spring 2007 Lecture 28-1 Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007 Contents: 1. Second-order and
More informationDevice Models (PN Diode, MOSFET )
Device Models (PN Diode, MOSFET ) Instructor: Steven P. Levitan steve@ece.pitt.edu TA: Gayatri Mehta, José Martínez Book: Digital Integrated Circuits: A Design Perspective; Jan Rabaey Lab Notes: Handed
More informationPractice 3: Semiconductors
Practice 3: Semiconductors Digital Electronic Circuits Semester A 2012 VLSI Fabrication Process VLSI Very Large Scale Integration The ability to fabricate many devices on a single substrate within a given
More informationChapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan
Chapter 2 CMOS Transistor Theory Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Introduction MOS Device Design Equation Pass Transistor Jin-Fu Li, EE,
More information! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)
ESE370: ircuitlevel Modeling, Design, and Optimization for Digital Systems Lec 7: September 20, 2017 MOS Transistor Operating Regions Part 1 Today! PN Junction! MOS Transistor Topology! Threshold! Operating
More informationESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Lec 6: September 14, 2015 MOS Model You are Here: Transistor Edition! Previously: simple models (0 and 1 st order) " Comfortable
More informationCurrent mechanisms Exam January 27, 2012
Current mechanisms Exam January 27, 2012 There are four mechanisms that typically cause currents to flow: thermionic emission, diffusion, drift, and tunneling. Explain briefly which kind of current mechanisms
More informationVLSI Design The MOS Transistor
VLSI Design The MOS Transistor Frank Sill Torres Universidade Federal de Minas Gerais (UFMG), Brazil VLSI Design: CMOS Technology 1 Outline Introduction MOS Capacitor nmos I-V Characteristics pmos I-V
More informationEE141. EE141-Spring 2006 Digital Integrated Circuits. Administrative Stuff. Class Material. Flash Memory. Read-Only Memory Cells MOS OR ROM
EE141-pring 2006 igital Integrated Circuits Lecture 29 Flash memory Administrative tuff reat job on projects and posters! Homework #10 due today Lab reports due this week Friday lab in 353 Final exam May
More informationJFET/MESFET. JFET: small gate current (reverse leakage of the gate-to-channel junction) More gate leakage than MOSFET, less than bipolar.
JFET/MESFET JFET: small gate current (reverse leakage of the gate-to-channel junction) More gate leakage than MOSFET, less than bipolar. JFET has higher transconductance than the MOSFET. Used in low-noise,
More informationElectrical Characteristics of MOS Devices
Electrical Characteristics of MOS Devices The MOS Capacitor Voltage components Accumulation, Depletion, Inversion Modes Effect of channel bias and substrate bias Effect of gate oide charges Threshold-voltage
More informationLecture 10 MOSFET (III) MOSFET Equivalent Circuit Models
Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models Outline Lowfrequency smallsignal equivalent circuit model Highfrequency smallsignal equivalent circuit model Reading Assignment: Howe and Sodini;
More informationLecture 20: Semiconductor Structures Kittel Ch 17, p , extra material in the class notes
Lecture 20: Semiconductor Structures Kittel Ch 17, p 494-503, 507-511 + extra material in the class notes MOS Structure Layer Structure metal Oxide insulator Semiconductor Semiconductor Large-gap Semiconductor
More information