SPCC Department of Bio-Nano Technology and 2 Materials Science and Chemical Engineering, Hanyang University, Ansan, 15588, Republic of Korea.
|
|
- Herbert Poole
- 5 years ago
- Views:
Transcription
1 SPCC 2018 Hanyang University NEMPL Jin-Goo Park 1,2 *, Jung-Hwan Lee a, In-chan Choi 1, Hyun-Tae Kim 1, Lieve Teugels 3, and Tae-Gon Kim 3 1 Department of Bio-Nano Technology and 2 Materials Science and Chemical Engineering, Hanyang University, Ansan, 15588, Republic of Korea. 3 imec, Kapeldreef 75, Leuven, B-3001, Belgium April 11, 2018
2 High mobility semiconductor for Logic Device Evaluation of etch rate Component analysis Zeta potential measurement PRE (Particle Removal Efficiency) Analysis
3 High mobility semiconductor for Logic Device Logic Devices Roadmap Material Structure Material Structure Metal gate High K FIN FET High mobility channels Vertical nano wire / Tunnel FETs 45 nm 32/28 nm 22/20 nm 14 nm 7 nm 5 nm node Recently new material is required for high mobility channels Babu, Suryadevara. Advances in Chemical Mechanical Planarization (CMP). Woodhead Publishing,
4 Properties of semiconductor materials CMOS Structure nmos Ⅲ-Ⅴ Material Si III / V GaAs InP InGaAs InAs InSb Electron mobility (cm 2 /Vs) 1, ,200 40, Hole mobility (cm 2 /Vs) Lattice constant (Å) Band gap (ev) Combined elements from group III and V shows higher electron mobility and it is considered as an alternative to Si as a channel material, specifically for nmos. Considering the lattice mismatches and band gap, InGaAs may consider as a promising material for nmos. 4
5 CMP process for III-V Fins STI first STI last STI STI STI lnp STI lnp InGaAs buffer InGaAs buffer Si(100) Si(100) Si(100) Si(100) GaAs CMP (a) Post STI (b) TMAH Si recess (c) InP epi (d) InP CMP Si wafer Si wafer InGaAs STI lnp Si(100) InGaAs STI lnp Si(100) InGaAs STI lnp Si(100) STI lnp Si(100) InGaAs buffer Ⅲ-Ⅴ Ⅲ-Ⅴ InGaAs buffer (h) STI recess (g) InGaAs CMP (f) InGaAs epi (e) InP recess Si wafer Si wafer ART (Aspect-Ratio Trapping) : Trapped defects in the III-V layer SRB (Strain Relaxed Buffer): Reduced lattice mismatch with Si CMP is needed to reduce the overburden post epitaxial growth CMP is needed before epi growth of new layer In both approaches, InGaAs requires at least 1 CMP step using silica slurry Lieve Teugels et al., Semicon Korea 2015, 4-6 February
6 Motivation After CMP process, post InGaAs CMP cleaning process was performed using megasonic, brush and diluted ammonia solutions to remove slurry contaminants. Issues of post InGaAs CMP cleaning The conventional post InGaAs CMP cleaning process is not effective for removing nano silica slurry particles from InGaAs surface. Slurr Conditioner y Polishing pad Carrier Pressure Post CMP cleaning After post CMP cleaning Silica abrasive III-V SiO 2 After post CMP cleaning Silica abrasive residue Development of new cleaning chemical is required for post InGaAs CMP process High cleaning efficiency Minimal material loss with less oxidized surface Lieve Teugels et al., Semicon Korea 2015, 4-6 February
7 Experiments for etch rate and oxidation Materials & Experimental condition Substrate : Polished InGaAs (In 0.53 Ga 0.47 As; ~75nm thickness) Cleaning Chemicals: HCl (0.001 M, M, 0.01 M, 0.05 M) H 2 O 2 (0.001 M, M, 0.01 M) Etch Rate (Material Loss) Photoresist (PR) line patterns of 110 μm - Selective Etching Composition Analysis (Oxidation) XPS (Sigma Probe, Thermo, UK) - Oxide percentage AFM (XE 100, Park System, Korea) - Etched step height Masked Region (PR) Etched Region (Chemicals) Etched depth Å min Etch rate ( ) = Etched step height Etching time 7
8 Etch rate analysis Etch rate vs. various concentration of chemical Etch rate (nm/min) HCl < H 2 O 2 1:1 H 2 O 2 concentration 0 M (Only HCl) M M 0.01 M HCl > H 2 O 2 Minimal Material Loss M M 0.01 M HCl concentration 0.05 M Only HCl doesn t etch the InGaAs surface without H 2 O 2 Highest etch rate was achieved at HCl : H 2 O 2 = 1 : 1 Lower concentration of HCl than H 2 O 2 (ER ) Higher concentration of HCl than H 2 O 2 (ER ) 8
9 XPS analysis for oxide content XPS analysis was carried out for analyzing the oxide percentage of InGaAs Ref. (As-received wafer) Chemical state In 2 O 3 Ga 2 O 3 As 2 O 3 O Atomic % % % 33.8 % XPS was used to evaluate the cleaning chemical effect on InGaAs oxidation 9
10 XPS analysis for oxide content Oxide content vs. HCl Conc. 40 H 2 O 2 : 0.01M In 2 O 3 Ga 2 O 3 Oxide Composition (%) % 23% 34.5% As 2 O 3 34% 31% 25% Less oxide content HCl < H 2 O 2 21% HCl > H 2 O % (0.001 M HCl < 0.01 M H 2 O 2 ) 19% (0.1 M HCl > 0.01 M H 2 O 2 ) 0 As received HCl conc. (M) 0.1 Lower conc. of HCl increases the oxide composition Higher conc. of HCl decreases the oxide composition High conc. of HCl than H 2 O 2 can minimize the oxide layer formation 10
11 Etching mechanism Etching mechanism according to the HCl concentration High HCl concentration: oxidation rate < dissolution rate (ER ) / (Oxidation ) Low HCl concentration : oxidation rate > dissolution rate (ER ) / (Oxidation ) In-Ga-As In-OH Ga-OH Fast step In-Cl Ga-Cl As-Cl Stabilization Lower etch rate { InCl(OH) 2 } surf { GaCl(OH) 2 } surf { AsCl(OH) 2 } surf Fast step Dissolution product { InCl (3-n)+ n } soln Slow step As-OH { GaCl n (3-n)+ } soln { In(OH) 3 } surf Fast step { AsCl n (3-n)+ } soln HCl : etching H 2 O 2 : oxidation -H 2 O : dehydration Destabilization Higher etch rate { Ga(OH) 3 } surf { As(OH) 3 } surf Oxidation product In 2 O 3 / Ga 2 O 3 /As 2 O 3 Based on the material loss and surface oxidation results, higher conc. of HCl (0.05 M) and lower conc. of H 2 O 2 (0.001M) is considered as a optimized cleaning solution 11
12 Experiments for the evaluation of PRE Materials & Experimental condition Substrate : InGaAs (In 0.47 Ga 0.53 As) Particle : Silica (130 nm, 289 nm) Optimized Conc. of cleaning solution: HCl (0.05M) + H 2 O 2 (0.001M) Surfactant : ADS (Ammonium Dodecyl Sulfate) (0 0.5mM) Megasonic: batch type, 1MHz, 600W Particle contamination Cleaning process PRE Analysis Particle contamination - Wet deposition - 2 x 10-5 wt% Silica particle solution Chemical cleaning - Only Cleaning Chemical - Cleaning Chemical + ADS Physical cleaning - Cleaning Chemical + MS - Cleaning Chemical + ADS + MS Optical microscope (LV100D, Nikon, Japan) - Particle counting (289 nm) FE-SEM (MIRA3, TESCAN, Czech) - Particle counting (130 nm) 12
13 PRE vs. Etch amount PRE and Etch amount vs. Cleaning Time Particle Removal Efficiency (%) nm silica Minimal Material Loss Etch amount 0.4 nm 0.8 nm 1.2 nm min 2 min 2 3 min 3 Cleaning time (min) Cleaning condition Cleaning solution : HCl : 0.05M, H 2 O 2 : 0.001M ph : 1.36 Dipping process Dipping time 1 min 2 min 3 min Cleaning time Etch amount PRE is increased with increase in the etch amount Modification of zeta-potential is required to increase the PRE with minimal material loss. [Zeta-potential] particle : (-), InGaAs : (+) particle : (-), InGaAs : (-) 13
14 Mechanism of surfactant cleaning Modification of electrostatic force using surfactant Introduction of strong electrostatic repulsion between particle and substrate can enhance the PRE during the post CMP cleaning process, which was achieved by using surfactant Surfactant [Zeta-potential] particle : (-) InGaAs : (+) particle : (-) InGaAs : (-) Attractive force particle Repulsive force Ammonium Dodecyl Sulfate (ADS) ADS is one of an anionic surfactant widely used for cleaning process < ADS Properties > Chemical Formula : C 12 H 29 NO 4 CMC value: 6.6 mm R. Vos, M. Lux et al., Journal of The Electrochemical Society, 148 (12) G683-G691 (2001) 14
15 Zeta potential Measurement Particle zeta-potential (silica) 1 Surface zeta-potential (InGaAs) 2 Zeta potential (mv) inefficient ph ADS (0mM) ADS (0.5mM) Zeta potential (mv) ph With ADS ADS(0mM) ADS(0.5mM) Analysis equipment ELS-Z (Electrophoretic Light Scattering Spectrophotometer) Otsuka, Japan 1 SurPASS Electrokinetic Analyzer Anton Paar, Austria 2 Zeta potential of InGaAs surface changed significantly after addition of ADS ADS (+) Z.P. (-) Z.P. in acidic region Addition of ADS introduces strong repulsive force between silica particle and InGaAs substrate Silica particles can be easily removed from the InGaAs surface 15
16 PRE vs. ADS conc. (HCl + H 2 O 2 ) vs. ADS (HCl + H 2 O 2 ) + ADS Particle Removal Efficiency (%) HCl : 0.05 M H 2 O 2 : M (Only etchant) 130 nm silica 289 nm silica ADS (0.1 mm) (Only surfactant) Particle Removal Efficiency (%) HCl : 0.05 M H 2 O 2 : M 130 nm silica 289 nm silica 1E Concentration of ADS (mm) in solution Using ADS alone is ineffective to remove particles without etchant Etching process is necessary to remove the particles PRE increases dramatically with the addition of ADS Combined effect of surface etching and electrostatic repulsive force increases the PRE PRE was increased drastically at the addition of mm conc. of ADS 16
17 Etch rate vs. ADS conc. 1.0 Etch rate (nm/min) without ADS with ADS HCl+H 2 O 2 (HCl+H 2 O 2 ) + ADS Cleaning solution : HCl : 0.05M, H 2 O 2 : 0.001M -0.4 Ref. 0 mm 1E Concentration of ADS (mm) Addition of ADS decreases the etch rate of InGaAs Etch rate was decreased drastically at mm and above conc. of ADS Introduction of ADS not only increasing the PRE but also decreasing the material loss 17
18 PRE vs. Megasonic Particle Removal Efficiency (%) nm silica particle MS HCl + H 2 O 2 (HCl + H 2 O 2 ) with MS (HCl + H 2 O 2 ) with ADS MS (HCl+H 2 O 2 ) with ADS and MS Cleaning condition Cleaning solution : HCl : 0.05M, H 2 O 2 : 0.001M ADS (0.005 mm) Megasonic (1 MHz, 600 W) Megasonic increases the PRE of various cleaning solutions HCl and H 2 O 2 cleaning solution with ADS and MS achieved above 95% PRE Mechanism of megasonic cleaning : acoustic streaming, bubble collapse Combined effects of physical force, surface etching and electrostatic repulsive force 18
19 Surface roughness Roughness, RMS (nm) HCl : 0.05 M H 2 O 2 : M As received Only etchant As received HCl+H 2 O 2 HCl+H 2 O 2 + ADS Etchant + surfactant nm nm As received (HCl+H 2 O 2 ) nm nm 1.0 Ref. (HCl+H 2 O 2 ) (HCl+H 2 O 2 ) + ADS (mm) (HCl+H 2 O 2 ) + ADS (0.001 mm) (HCl+H 2 O 2 ) + ADS (0.005 mm) After cleaning process, there is no significant change in roughness compared to the initial state Etch amount was negligible to affect the roughness (minimized surface damage) 19
20 Summary Acid cleaning solution was used for post InGaAs CMP cleaning process. Higher HCl conc. than H 2 O 2 is considered as a optimized cleaning solution based on the results of material loss and surface oxidation. ADS was introduced for increasing repulsive force between silica particle and InGaAs substrate to enhance the PRE. Introduction of ADS not only increasing the PRE but also decreasing the material loss. There was no noticeable roughness change was observed after cleaning process compared to the initial state. Acid cleaning with surfactant and megasonic achieved above 95% PRE. 20
21 SPCC 2018
The Removal of Nanoparticles from Nanotrenches Using Megasonics
NSF Center for Micro and Nanoscale Contamination Control The Removal of Nanoparticles from Nanotrenches Using Megasonics Pegah Karimi 1, Tae Hoon Kim 1, Ahmed A. Busnaina 1 and Jin Goo Park 2 1 NSF Center
More informationNANO AND MICROSCALE PARTICLE REMOVAL
NANO AND MICROSCALE PARTICLE REMOVAL Ahmed A. Busnaina William Lincoln Smith Professor and Director of the oratory Northeastern University, Boston, MA 2115-5 OUTLINE Goals and Objectives Approach Preliminary
More informationPost Tungsten CMP Cleaner Development with Improved Organic and Particle Residue Removal on Silicon Nitride and Excellent Tungsten Compatibility
Post Tungsten CMP Cleaner Development with Improved Organic and Particle Residue Removal on Silicon Nitride and Excellent Tungsten Compatibility Ching-Hsun Chao, Chi Yen, Ping Hsu, Eugene Lee, Paul Bernatis
More informationLecture 3: Heterostructures, Quasielectric Fields, and Quantum Structures
Lecture 3: Heterostructures, Quasielectric Fields, and Quantum Structures MSE 6001, Semiconductor Materials Lectures Fall 2006 3 Semiconductor Heterostructures A semiconductor crystal made out of more
More informationInGaAs Double-Gate Fin-Sidewall MOSFET
InGaAs Double-Gate Fin-Sidewall MOSFET Alon Vardi, Xin Zhao and Jesús del Alamo Microsystems Technology Laboratories, MIT June 25, 214 Sponsors: Sematech, Technion-MIT Fellowship, and NSF E3S Center (#939514)
More informationSelf-study problems and questions Processing and Device Technology, FFF110/FYSD13
Self-study problems and questions Processing and Device Technology, FFF110/FYSD13 Version 2016_01 In addition to the problems discussed at the seminars and at the lectures, you can use this set of problems
More informationPARTICLE ADHESION AND REMOVAL IN POST-CMP APPLICATIONS
PARTICLE ADHESION AND REMOVAL IN POST-CMP APPLICATIONS George Adams, Ahmed A. Busnaina and Sinan Muftu the oratory Mechanical, Industrial, and Manufacturing Eng. Department Northeastern University, Boston,
More informationNanometer Ceria Slurries for Front-End CMP Applications, Extendable to 65nm Technology Node and Beyond
Nanometer Ceria Slurries for Front-End CMP Applications, Extendable to 65nm Technology Node and Beyond Cass Shang, Robert Small and Raymond Jin* DuPont Electronic Technologies, 2520 Barrington Ct., Hayward,
More informationSurface Properties of EUVL. Laser Shock Cleaning (LSC)
2007 International EUVL Symposium, Japan Surface Properties of EUVL Mask Layers after High Energy Laser Shock Cleaning (LSC) Tae-Gon Kim, Young-Sam Yoo, Il-Ryong Son, Tae-Geun Kim *, Jinho Ahn *, Jong-Myoung
More informationEV Group. Engineered Substrates for future compound semiconductor devices
EV Group Engineered Substrates for future compound semiconductor devices Engineered Substrates HB-LED: Engineered growth substrates GaN / GaP layer transfer Mobility enhancement solutions: III-Vs to silicon
More informationPerformance Enhancement of P-channel InGaAs Quantum-well FETs by Superposition of Process-induced Uniaxial Strain and Epitaxially-grown Biaxial Strain
Performance Enhancement of P-channel InGaAs Quantum-well FETs by Superposition of Process-induced Uniaxial Strain and Epitaxially-grown Biaxial Strain Ling Xia 1, Vadim Tokranov 2, Serge R. Oktyabrsky
More information30 nm In 0.7 Ga 0.3 As Inverted-type HEMT with Reduced Gate Leakage Current for Logic Applications
30 nm In 0.7 Ga 0.3 As Inverted-type HEMT with Reduced Gate Leakage Current for Logic Applications T.-W. Kim, D.-H. Kim* and J. A. del Alamo Microsystems Technology Laboratories MIT Presently with Teledyne
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Fall Exam 1
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 143 Fall 2008 Exam 1 Professor Ali Javey Answer Key Name: SID: 1337 Closed book. One sheet
More informationNano-sized ceria abrasive for advanced polishing applications in IC manufacturing
Nano-sized ceria abrasive for advanced polishing applications in IC manufacturing Joke De Messemaeker, Stijn Put, Daniël Nelis, Dirk Van Genechten, Paul Lippens, Yves Van Rompaey and Yvan Strauven Umicore
More informationReliability of 3D IC with Via-Middle TSV: Characterization and Modeling
Reliability of 3D IC with Via-Middle TSV: Characterization and Modeling Victor Moroz *, Munkang Choi *, Geert Van der Plas, Paul Marchal, Kristof Croes, and Eric Beyne * Motivation: Build Reliable 3D IC
More information4FNJDPOEVDUPS 'BCSJDBUJPO &UDI
2010.5.4 1 Major Fabrication Steps in CMOS Process Flow UV light oxygen Silicon dioxide Silicon substrate Oxidation (Field oxide) photoresist Photoresist Coating Mask exposed photoresist Mask-Wafer Exposed
More informationSupporting Information
Supporting Information Assembly and Densification of Nanowire Arrays via Shrinkage Jaehoon Bang, Jonghyun Choi, Fan Xia, Sun Sang Kwon, Ali Ashraf, Won Il Park, and SungWoo Nam*,, Department of Mechanical
More informationLecture 16 Chemical Mechanical Planarization
Lecture 16 Chemical Mechanical Planarization 1/75 Announcements Term Paper: The term paper should be handed in today: Tuesday 21 st November. The term paper will be returned to you in class on Tuesday
More informationThe Prospects for III-Vs
10 nm CMOS: The Prospects for III-Vs J. A. del Alamo, Dae-Hyun Kim 1, Donghyun Jin, and Taewoo Kim Microsystems Technology Laboratories, MIT 1 Presently with Teledyne Scientific 2010 European Materials
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction q Integrated circuits: many transistors on one chip q Very Large Scale Integration (VLSI): bucketloads! q Complementary Metal Oxide Semiconductor Fast, cheap, low power
More informationSensors and Metrology. Outline
Sensors and Metrology A Survey 1 Outline General Issues & the SIA Roadmap Post-Process Sensing (SEM/AFM, placement) In-Process (or potential in-process) Sensors temperature (pyrometry, thermocouples, acoustic
More informationChapter 3 Basics Semiconductor Devices and Processing
Chapter 3 Basics Semiconductor Devices and Processing Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm 1 Objectives Identify at least two
More informationSpring Lecture 4 Contamination Control and Substrate Cleaning. Nanometer Scale Patterning and Processing
Nanometer Scale Patterning and Processing Spring 2016 Lecture 4 Contamination Control and Substrate Cleaning Contaminants A substance causes uncontrolled variations in the (electrical) performance of the
More informationAfter Development Inspection (ADI) Studies of Photo Resist Defectivity of an Advanced Memory Device
After Development Inspection (ADI) Studies of Photo Resist Defectivity of an Advanced Memory Device Hyung-Seop Kim, Yong Min Cho, Byoung-Ho Lee Semiconductor R&D Center, Device Solution Business, Samsung
More informationRemoval of Cu Impurities on a Si Substrate by Using (H 2 O 2 +HF) and (UV/O 3 +HF)
Journal of the Korean Physical Society, Vol. 33, No. 5, November 1998, pp. 579 583 Removal of Cu Impurities on a Si Substrate by Using (H 2 O 2 +HF) and (UV/O 3 +HF) Baikil Choi and Hyeongtag Jeon School
More informationCVD-3 LFSIN SiN x Process
CVD-3 LFSIN SiN x Process Top Electrode, C Bottom Electrode, C Pump to Base Time (s) SiH 4 Flow Standard LFSIN Process NH 3 Flow N 2 HF (watts) LF (watts) Pressure (mtorr Deposition Time min:s.s Pump to
More informationNormally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development
Center for High Performance Power Electronics Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development Dr. Wu Lu (614-292-3462, lu.173@osu.edu) Dr. Siddharth Rajan
More informationMEGASONIC CLEANING OF WAFERS IN ELECTROLYTE SOLUTIONS: POSSIBLE ROLE OF ELECTRO-ACOUSTIC AND CAVITATION EFFECTS. The University of Arizona, Tucson
MEGASONIC CLEANING OF WAFERS IN ELECTROLYTE SOLUTIONS: POSSIBLE ROLE OF ELECTRO-ACOUSTIC AND CAVITATION EFFECTS Manish Keswani 1, Srini Raghavan 1, Pierre Deymier 1 and Steven Verhaverbeke 2 1 The University
More informationDainippon Screen Mfg. Co., Ltd , Takamiya, Hikone, Shiga , Japan. IMEC vzw, Kapeldreef 75, B-3001 Leuven, Belgium
Solid State Phenomena Vols. 145-146 (2009) pp 285-288 Online available since 2009/Jan/06 at www.scientific.net (2009) Trans Tech Publications, Switzerland doi:10.4028/www.scientific.net/ssp.145-146.285
More informationFabrication Technology, Part I
EEL5225: Principles of MEMS Transducers (Fall 2004) Fabrication Technology, Part I Agenda: Microfabrication Overview Basic semiconductor devices Materials Key processes Oxidation Thin-film Deposition Reading:
More informationCVD-3 SIO-HU SiO 2 Process
CVD-3 SIO-HU SiO 2 Process Top Electrode, C Bottom Electrode, C Pump to Base Time (s) SiH 4 Flow Standard SIO-HU Process N 2 O Flow N 2 HF (watts) LF (watts) Pressure (mtorr Deposition Time min:s.s Pump
More informationCVD-3 MFSIN-HU-2 SiN x Mixed Frequency Process
CVD-3 MFSIN-HU-2 SiN x Mixed Frequency Process Standard MFSIN-HU-2 Process Top C Bottom C Pump to Base Time (s) SiH 4 Flow HF/ LF NH 3 Flow HF/LF N 2 HF/LF HF (watts) LF (watts) HF Time LF Time Pressure
More informationCVD-3 MFSIN-HU-1 SiN x Mixed Frequency Process
CVD-3 MFSIN-HU-1 SiN x Mixed Frequency Process Standard MFSIN-HU-1 Process Top C Bottom C Pump to Base Time (s) SiH 4 Flow HF/ LF NH 3 Flow HF/LF N 2 HF/LF HF (watts) LF (watts) HF Time LF Time Pressure
More informationCarbon Nanotube Thin-Films & Nanoparticle Assembly
Nanodevices using Nanomaterials : Carbon Nanotube Thin-Films & Nanoparticle Assembly Seung-Beck Lee Division of Electronics and Computer Engineering & Department of Nanotechnology, Hanyang University,
More informationFeature-level Compensation & Control. Process Integration September 15, A UC Discovery Project
Feature-level Compensation & Control Process Integration September 15, 2005 A UC Discovery Project Current Milestones Si/Ge-on-insulator and Strained Si-on-insulator Substrate Engineering (M28 YII.13)
More informationInductively Coupled Plasma Etching of Ta, Co, Fe, NiFe, NiFeCo, and MnNi with Cl 2 /Ar Discharges
Korean J. Chem. Eng., 21(6), 1235-1239 (2004) Inductively Coupled Plasma Etching of Ta, Co, Fe, NiFe, NiFeCo, and MnNi with Cl 2 /Ar Discharges Hyung Jo Park*, Hyun-Wook Ra, Kwang Sup Song** and Yoon-Bong
More informationEquipment Innovation Team, Memory Fab. Center, Samsung Electronics Co. Ltd. San#16, Banwol, Taean, Hwansung, Kyungki, , Republic of Korea
Solid State Phenomena Vols. 103-104 (2005) pp 63-66 Online available since 2005/Apr/01 at www.scientific.net (2005) Trans Tech Publications, Switzerland doi:10.4028/www.scientific.net/ssp.103-104.63 Development
More informationField effect = Induction of an electronic charge due to an electric field Example: Planar capacitor
JFETs AND MESFETs Introduction Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor Why would an FET made of a planar capacitor with two metal plates, as
More informationGold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications
Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications D. Tsoukalas, S. Kolliopoulou, P. Dimitrakis, P. Normand Institute of Microelectronics, NCSR Demokritos, Athens, Greece S. Paul,
More informationLecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen
Lecture 150 Basic IC Processes (10/10/01) Page 1501 LECTURE 150 BASIC IC PROCESSES (READING: TextSec. 2.2) INTRODUCTION Objective The objective of this presentation is: 1.) Introduce the fabrication of
More informationSemiconductor Nanowires: Motivation
Semiconductor Nanowires: Motivation Patterning into sub 50 nm range is difficult with optical lithography. Self-organized growth of nanowires enables 2D confinement of carriers with large splitting of
More informationA. Optimizing the growth conditions of large-scale graphene films
1 A. Optimizing the growth conditions of large-scale graphene films Figure S1. Optical microscope images of graphene films transferred on 300 nm SiO 2 /Si substrates. a, Images of the graphene films grown
More informationClassification of Solids
Classification of Solids Classification by conductivity, which is related to the band structure: (Filled bands are shown dark; D(E) = Density of states) Class Electron Density Density of States D(E) Examples
More informationEE 527 MICROFABRICATION. Lecture 24 Tai-Chang Chen University of Washington
EE 527 MICROFABRICATION Lecture 24 Tai-Chang Chen University of Washington EDP ETCHING OF SILICON - 1 Ethylene Diamine Pyrocatechol Anisotropy: (100):(111) ~ 35:1 EDP is very corrosive, very carcinogenic,
More informationIII-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis
III-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis Microsystems Technology Laboratories, MIT 1 presently with Teledyne Scientific 23rd International
More informationEE C245 ME C218 Introduction to MEMS Design Fall 2007
EE C245 ME C218 Introduction to MEMS Design Fall 2007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture 12: Mechanics
More informationINVESTIGATION OF NMR- BASED SURFACE AREA MEASUREMENT AS A QUALITY MONITOR FOR NANOPARTICLE SILICA ABRASIVES
INVESTIGATION OF NMR- BASED SURFACE AREA MEASUREMENT AS A QUALITY MONITOR FOR NANOPARTICLE SILICA ABRASIVES 1 Olga Samsonenka, University of Washington Andy Kim, University of Washington Andrea Oehler,
More informationHigh Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs
High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs Prof. (Dr.) Tejas Krishnamohan Department of Electrical Engineering Stanford University, CA & Intel Corporation
More informationSupporting Information. InGaAs Nanomembrane/Si van der Waals Heterojunction. Photodiodes with Broadband and High Photoresponsivity
Supporting Information InGaAs Nanomembrane/Si van der Waals Heterojunction Photodiodes with Broadband and High Photoresponsivity Doo-Seung Um, Youngsu Lee, Seongdong Lim, Jonghwa Park, Wen-Chun Yen, Yu-Lun
More informationLarge Scale Direct Synthesis of Graphene on Sapphire and Transfer-free Device Fabrication
Supplementary Information Large Scale Direct Synthesis of Graphene on Sapphire and Transfer-free Device Fabrication Hyun Jae Song a, Minhyeok Son a, Chibeom Park a, Hyunseob Lim a, Mark P. Levendorf b,
More information2.76/2.760 Multiscale Systems Design & Manufacturing
2.76/2.760 Multiscale Systems Design & Manufacturing Fall 2004 MOEMS Devices for Optical communications system Switches and micromirror for Add/drops Diagrams removed for copyright reasons. MOEMS MEMS
More informationComponents Research, TMG Intel Corporation *QinetiQ. Contact:
1 High-Performance 4nm Gate Length InSb P-Channel Compressively Strained Quantum Well Field Effect Transistors for Low-Power (V CC =.5V) Logic Applications M. Radosavljevic,, T. Ashley*, A. Andreev*, S.
More informationSupplementary Information
Electronic Supplementary Material (ESI) for Nanoscale. This journal is The Royal Society of Chemistry 2015 Supplementary Information Visualization of equilibrium position of colloidal particles at fluid-water
More informationIBM T.J. Watson Research Center
IBM T.J. Watson Research Center 2D material based layer transfer Jeehwan Kim Prof. of Mechanical Engineering Prof. of Materials science and Engineering Jeehwan Kim Research Group http://jeehwanlab.mit.edu
More informationSupporting Online Material for
www.sciencemag.org/cgi/content/full/327/5966/662/dc Supporting Online Material for 00-GHz Transistors from Wafer-Scale Epitaxial Graphene Y.-M. Lin,* C. Dimitrakopoulos, K. A. Jenkins, D. B. Farmer, H.-Y.
More informationSelf-Aligned InGaAs FinFETs with 5-nm Fin-Width and 5-nm Gate-Contact Separation
Self-Aligned InGaAs FinFETs with 5-nm Fin-Width and 5-nm Gate-Contact Separation Alon Vardi, Lisa Kong, Wenjie Lu, Xiaowei Cai, Xin Zhao, Jesús Grajal* and Jesús A. del Alamo Microsystems Technology Laboratories,
More informationSupporting information. Uniform Graphene Quantum Dots Patterned from Selfassembled
Supporting information Uniform Graphene Quantum Dots Patterned from Selfassembled Silica Nanodots Jinsup Lee,,, Kyungho Kim,, Woon Ik Park, Bo-Hyun Kim,, Jong Hyun Park, Tae-Heon Kim, Sungyool Bong, Chul-Hong
More informationMicrosystems Technology Laboratories, MIT. Teledyne Scientific Company (TSC)
Extraction of Virtual-Source Injection Velocity in sub-100 nm III-V HFETs 1,2) D.-H. Kim, 1) J. A. del Alamo, 1) D. A. Antoniadis and 2) B. Brar 1) Microsystems Technology Laboratories, MIT 2) Teledyne
More informationRegents of the University of California
Deep Reactive-Ion Etching (DRIE) DRIE Issues: Etch Rate Variance The Bosch process: Inductively-coupled plasma Etch Rate: 1.5-4 μm/min Two main cycles in the etch: Etch cycle (5-15 s): SF 6 (SF x+ ) etches
More informationNovel materials and nanostructures for advanced optoelectronics
Novel materials and nanostructures for advanced optoelectronics Q. Zhuang, P. Carrington, M. Hayne, A Krier Physics Department, Lancaster University, UK u Brief introduction to Outline Lancaster University
More informationCross-Section Scanning Tunneling Microscopy of InAs/GaSb Superlattices
Cross-Section Scanning Tunneling Microscopy of InAs/GaSb Superlattices Cecile Saguy A. Raanan, E. Alagem and R. Brener Solid State Institute. Technion, Israel Institute of Technology, Haifa 32000.Israel
More informationEffects of Size, Humidity, and Aging on Particle Removal
LEVITRONIX Ultrapure Fluid Handling and Wafer Cleaning Conference 2009 February 10, 2009 Effects of Size, Humidity, and Aging on Particle Removal Jin-Goo Park Feb. 10, 2009 Department t of Materials Engineering,
More informationSupplementary Information. High-Performance, Transparent and Stretchable Electrodes using. Graphene-Metal Nanowire Hybrid Structures
Supplementary Information High-Performance, Transparent and Stretchable Electrodes using Graphene-Metal Nanowire Hybrid Structures Mi-Sun Lee, Kyongsoo Lee, So-Yun Kim, Heejoo Lee, Jihun Park, Kwang-Hyuk
More informationA novel cleaner for colloidal silica abrasive removal in post-cu CMP cleaning
Vol. 36, No. 10 Journal of Semiconductors October 2015 A novel cleaner for colloidal silica abrasive removal in post-cu CMP cleaning Deng Haiwen( 邓海文 ), Tan Baimei( 檀柏梅 ), Gao Baohong( 高宝红 ), Wang Chenwei(
More informationSUPPLEMENTARY INFORMATION
Supplementary Information Efficient inorganic-organic hybrid heterojunction solar cells containing perovskite compound and polymeric hole conductors Jin Hyuck Heo, Sang Hyuk Im, Jun Hong Noh, Tarak N.
More informationEE410 vs. Advanced CMOS Structures
EE410 vs. Advanced CMOS Structures Prof. Krishna S Department of Electrical Engineering S 1 EE410 CMOS Structure P + poly-si N + poly-si Al/Si alloy LPCVD PSG P + P + N + N + PMOS N-substrate NMOS P-well
More informationComparison of Ultra-Thin InAs and InGaAs Quantum Wells and Ultra-Thin-Body Surface-Channel MOSFETs
Comparison of Ultra-Thin InAs and InGaAs Quantum Wells and Ultra-Thin-Body Surface-Channel MOSFETs Cheng-Ying Huang 1, Sanghoon Lee 1, Evan Wilson 3, Pengyu Long 3, Michael Povolotskyi 3, Varistha Chobpattana
More informationWafer-Scale Single-Domain-Like Graphene by. Defect-Selective Atomic Layer Deposition of
Electronic Supplementary Material (ESI) for Nanoscale. This journal is The Royal Society of Chemistry 2015 Wafer-Scale Single-Domain-Like Graphene by Defect-Selective Atomic Layer Deposition of Hexagonal
More informationThere's Plenty of Room at the Bottom
There's Plenty of Room at the Bottom 12/29/1959 Feynman asked why not put the entire Encyclopedia Britannica (24 volumes) on a pin head (requires atomic scale recording). He proposed to use electron microscope
More informationJune Key Lee. Department of Materials Science and Engineering, Chonnam National University, Gwangju (Received 26 August 2008)
Journal of the Korean Physical Society, Vol. 55, No. 3, September 2009, pp. 1140 1144 Surface and Electrical Properties of Inductively-coupled Plasma-etched N-face n-gan and a Method of Reducing the Ohmic
More informationHybrid Wafer Level Bonding for 3D IC
Hybrid Wafer Level Bonding for 3D IC An Equipment Perspective Markus Wimplinger, Corporate Technology Development & IP Director History & Roadmap - BSI CIS Devices???? 2013 2 nd Generation 3D BSI CIS with
More informationQuantum-size effects in sub-10 nm fin width InGaAs finfets
Quantum-size effects in sub-10 nm fin width InGaAs finfets Alon Vardi, Xin Zhao, and Jesús A. del Alamo Microsystems Technology Laboratories, MIT December 9, 2015 Sponsors: DTRA NSF (E3S STC) Northrop
More informationTemperature Dependent Current-voltage Characteristics of P- type Crystalline Silicon Solar Cells Fabricated Using Screenprinting
Temperature Dependent Current-voltage Characteristics of P- type Crystalline Silicon Solar Cells Fabricated Using Screenprinting Process Hyun-Jin Song, Won-Ki Lee, Chel-Jong Choi* School of Semiconductor
More informationALD high-k and higher-k integration on GaAs
ALD high-k and higher-k integration on GaAs Ozhan Koybasi 1), Min Xu 1), Yiqun Liu 2), Jun-Jieh Wang 2), Roy G. Gordon 2), and Peide D. Ye 1)* 1) School of Electrical and Computer Engineering, Purdue University,
More informationIndustrial In-line and Multi Component Monitor Using Absorption Spectroscopy and Its Application
FFeature Article Article Industrial In-line and Multi Component Monitor Using Absorption Spectroscopy and Its Application Yoko NAKAI HORIBA s CS-Series chemical concentration monitors that use ultraviolet
More informationNanoparticle Technology. Dispersions in liquids: suspensions, emulsions, and foams ACS National Meeting April 9 10, 2008 New Orleans
Nanoparticle Technology Dispersions in liquids: suspensions, emulsions, and foams ACS National Meeting April 9 10, 2008 New Orleans Wetting in nano ACS National Meeting April 9 10, 2008 New Orleans 10
More informationResearch of Germanium on Insulator
1 Research of Germanium on Insulator Haiyan Jin, visiting scholar Collaborators: Eric Liu and Prof.Nathan Cheung EECS, UC Berkeley The work is supported by the UC Discovery FLCC and IMPACT programs 2 Institute
More informationUNIT 3. By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun
UNIT 3 By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun 1 Syllabus Lithography: photolithography and pattern transfer, Optical and non optical lithography, electron,
More informationAdvanced Texturing of Si Nanostructures on Low Lifetime Si Wafer
Advanced Texturing of Si Nanostructures on Low Lifetime Si Wafer SUHAILA SEPEAI, A.W.AZHARI, SALEEM H.ZAIDI, K.SOPIAN Solar Energy Research Institute (SERI), Universiti Kebangsaan Malaysia (UKM), 43600
More informationSupporting Information
Electronic Supplementary Material (ESI) for Nanoscale. This journal is The Royal Society of Chemistry 2016 Supporting Information Graphene transfer method 1 : Monolayer graphene was pre-deposited on both
More informationEE C245 ME C218 Introduction to MEMS Design Fall 2007
EE C245 ME C218 Introduction to MEMS Design Fall 2007 Prof. Clark T.-C. Nguyen Dept. of Electrical Engineering & Computer Sciences University of California at Berkeley Berkeley, CA 94720 Lecture 11: Bulk
More informationAdvanced and Emerging Devices: SEMATECH s Perspective
SEMATECH Symposium October 23, 2012 Seoul Accelerating the next technology revolution Advanced and Emerging Devices: SEMATECH s Perspective Paul Kirsch Director, FEP Division Copyright 2012 SEMATECH, Inc.
More informationHomogeneous Electrochemical Assay for Protein Kinase Activity
Homogeneous Electrochemical Assay for Protein Kinase Activity Ik-Soo Shin,,, Rohit Chand, Sang Wook Lee, Hyun-Woo Rhee, Yong-Sang Kim, * and Jong-In Hong* Corresponding Author *Prof. Dr. J.-I. Hong, Department
More informationChemical Vapor Deposition Graphene Grown on Peeled- Off Epitaxial Cu(111) Foil: A Simple Approach to Improved Properties
Supplementary information Chemical Vapor Deposition Graphene Grown on Peeled- Off Epitaxial Cu(111) Foil: A Simple Approach to Improved Properties Hak Ki Yu 1,2, Kannan Balasubramanian 3, Kisoo Kim 4,
More informationModeling Random Variability of 16nm Bulk FinFETs
Modeling Random Variability of 16nm Bulk FinFETs Victor Moroz, Qiang Lu, and Munkang Choi September 9, 2010 1 Outline 2 Outline 3 16nm Bulk FinFETs for 16nm Node Simulation domain 24nm fin pitch 56nm gate
More informationChapter 2. The Well. Cross Sections Patterning Design Rules Resistance PN Junction Diffusion Capacitance. Baker Ch. 2 The Well. Introduction to VLSI
Chapter 2 The Well Cross Sections Patterning Design Rules Resistance PN Junction Diffusion Capacitance Joseph A. Elias, Ph.D. Adjunct Professor, University of Kentucky; Modeling MTS, Cypress Semiconductor
More informationSi/GaAs heterostructures fabricated by direct wafer bonding
Mat. Res. Soc. Symp. Proc. Vol. 681E 2001 Materials Research Society Si/GaAs heterostructures fabricated by direct wafer bonding Viorel Dragoi, Marin Alexe, Manfred Reiche, Ionut Radu, Erich Thallner 1,
More informationHolographic Characterization of Agglomerates in CMP Slurries
Holographic Characterization of Agglomerates in CMP Slurries Total Holographic Characterization (THC) Comparison of THC to other technologies Dynamic Light Scattering (DLS) Scanning Electron Microscopy
More informationCURRENT STATUS OF NANOIMPRINT LITHOGRAPHY DEVELOPMENT IN CNMM
U.S. -KOREA Forums on Nanotechnology 1 CURRENT STATUS OF NANOIMPRINT LITHOGRAPHY DEVELOPMENT IN CNMM February 17 th 2005 Eung-Sug Lee,Jun-Ho Jeong Korea Institute of Machinery & Materials U.S. -KOREA Forums
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Chenming Hu.
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences EECS 130 Spring 2009 Professor Chenming Hu Midterm I Name: Closed book. One sheet of notes is
More informationEE 143 MICROFABRICATION TECHNOLOGY FALL 2014 C. Nguyen PROBLEM SET #7. Due: Friday, Oct. 24, 2014, 8:00 a.m. in the EE 143 homework box near 140 Cory
Issued: Tuesday, Oct. 14, 2014 PROBLEM SET #7 Due: Friday, Oct. 24, 2014, 8:00 a.m. in the EE 143 homework box near 140 Cory Electroplating 1. Suppose you want to fabricate MEMS clamped-clamped beam structures
More informationElectron Energy, E E = 0. Free electron. 3s Band 2p Band Overlapping energy bands. 3p 3s 2p 2s. 2s Band. Electrons. 1s ATOM SOLID.
Electron Energy, E Free electron Vacuum level 3p 3s 2p 2s 2s Band 3s Band 2p Band Overlapping energy bands Electrons E = 0 1s ATOM 1s SOLID In a metal the various energy bands overlap to give a single
More informationComparative studies of Ge and Si p-channel metal oxide semiconductor field-effect-transistors with HfSiON dielectric and TaN metal gate
Comparative studies of Ge and Si p-channel metal oxide semiconductor field-effect-transistors with HfSiON dielectric and TaN metal gate Hu Ai-Bin( 胡爱斌 ) and Xu Qiu-Xia( 徐秋霞 ) Institute of Microelectronics,
More informationThin Film Transistors (TFT)
Thin Film Transistors (TFT) a-si TFT - α-si:h (Hydrogenated amorphous Si) deposited with a PECVD system (low temp. process) replaces the single crystal Si substrate. - Inverted staggered structure with
More informationGENERAL ENGINEERING AND RESEARCH. Nano Capsule CMP Slurries: Enabling Localized Control of Chemical Exposure
GENERAL ENGINEERING AND RESEARCH National Science Foundation SBIR Phase II Nano Capsule CMP Slurries: Enabling Localized Control of Chemical Exposure Robin V. Ihnfeldt, Ph.D. July 11, 2016 Outline Introduction
More informationChapter 8 Ion Implantation
Chapter 8 Ion Implantation 2006/5/23 1 Wafer Process Flow Materials IC Fab Metalization CMP Dielectric deposition Test Wafers Masks Thermal Processes Implant PR strip Etch PR strip Packaging Photolithography
More informationEE 5211 Analog Integrated Circuit Design. Hua Tang Fall 2012
EE 5211 Analog Integrated Circuit Design Hua Tang Fall 2012 Today s topic: 1. Introduction to Analog IC 2. IC Manufacturing (Chapter 2) Introduction What is Integrated Circuit (IC) vs discrete circuits?
More informationEE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing
EE115C Winter 2017 Digital Electronic Circuits Lecture 3: MOS RC Model, CMOS Manufacturing Agenda MOS Transistor: RC Model (pp. 104-113) S R on D CMOS Manufacturing Process (pp. 36-46) S S C GS G G C GD
More informationMultilayer Wiring Technology with Grinding Planarization of Dielectric Layer and Via Posts
Tani et al.: Multilayer Wiring Technology with Grinding Planarization (1/6) [Technical Paper] Multilayer Wiring Technology with Grinding Planarization of Dielectric Layer and Via Posts Motoaki Tani, Kanae
More informationBlack phosphorus: A new bandgap tuning knob
Black phosphorus: A new bandgap tuning knob Rafael Roldán and Andres Castellanos-Gomez Modern electronics rely on devices whose functionality can be adjusted by the end-user with an external knob. A new
More information